Performance analysis of multiprocessor architectures via analytical simulation

被引：0

作者：

Veglis, A.A. ^{[1
]}

Pombortsis, A.S. ^{[1
]}

机构：

[1] Aristotle Univ of Thessaloniki, Thessaloniki, Greece

来源：

Proceedings of the IEEE Annual Simulation Symposium | 2000年

关键词：

Computer aided design - Computer simulation - Interconnection networks - Multiprocessing systems - Performance - Probability;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

The performance analysis of network architecture is a very crucial factor in designing multiprocessor systems. Very often, simulation is the only feasible method because of the nature of the problem and because analytical techniques become too difficult to handle. However simulation can be costly to develop and run. The mathematical analysis approach is preferable but in most cases not applicable. This paper presents an analytical simulation method that can be used for the evaluation of interconnection network architectures that are based on buffered banyan networks. This method comprises the probabilistic analysis, and the simulation technique, with the help of a mathematical software package MathConnex (of MathSoft Corporation). The analysis enables us to observe the behavior of various stages of the network architecture, under various traffic conditions.

引用

页码：326 / 332

共 50 条

[1] Analysis of performance limitations in multithreaded multiprocessor architectures
Zuberek, WM
[J]. SECOND INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEMS DESIGN, PROCEEDINGS, 2001, : 43 - 52
[2] Analytical simulation of multiprocessor architectures under non-uniform traffic loads
Veglis, AA
Pombortsis, AS
[J]. MATHEMATICS AND COMPUTERS IN SIMULATION, 2000, 53 (1-2) : 67 - 83
[3] COMPARATIVE PERFORMANCE ANALYSIS OF SINGLE BUS MULTIPROCESSOR ARCHITECTURES
MARSAN, MA
BALBO, G
CONTE, G
[J]. IEEE TRANSACTIONS ON COMPUTERS, 1982, 31 (12) : 1179 - 1191
[4] MODELING AND ANALYSIS OF MULTIPROCESSOR ARCHITECTURES
YALAMANCHILI, S
CARPENTER, T
[J]. AIAA COMPUTERS IN AEROSPACE VII CONFERENCE, PTS 1 AND 2: A COLLECTION OF PAPERS, 1989, : 344 - 350
[5] Parallel simulation of chip-multiprocessor architectures
Chidester, Matthew
George, Alan
[J]. ACM Transactions on Modeling and Computer Simulation, 2002, 12 (03): : 176 - 200
[6] Analysis of Different Multiprocessor Architectures for Radar Signal Processing with Performance Metrics
Kumar, Deepak
Deb, Debasish
Mamgain, Reena
[J]. 2015 IEEE RADAR CONFERENCE, 2015, : 289 - 294
[7] Analytical Methods for the Design and Optimization of Chip-Multiprocessor Architectures
Cassidy, Andrew
Andreou, Andreas G.
[J]. 2009 43RD ANNUAL CONFERENCE ON INFORMATION SCIENCES AND SYSTEMS, VOLS 1 AND 2, 2009, : 482 - 487
[8] MULTIPROCESSOR ARCHITECTURES
VANKHAI, T
[J]. REVUE TECHNIQUE THOMSON-CSF, 1979, 11 (02): : 303 - 325
[9] Simulation and performance analysis of network on chip architectures
Ge, Fen
Wu, Ning
[J]. Transactions of Nanjing University of Aeronautics and Astronautics, 2010, 27 (04) : 326 - 332
[10] Performance evaluation of network processor architectures:: combining simulation with analytical estimation
Chakraborty, S
Künzli, S
Thiele, L
Herkersdorf, A
Sagmeister, P
[J]. COMPUTER NETWORKS, 2003, 41 (05) : 641 - 665

← 1 2 3 4 5 →