Analysis of Different Multiprocessor Architectures for Radar Signal Processing with Performance Metrics

被引：0
|
作者：
Kumar, Deepak [1 ]
Deb, Debasish [1 ]
Mamgain, Reena [1 ]
机构：
[1] Elect & Radar Dev Estab, Bangalore 560093, Karnataka, India
来源：
2015 IEEE RADAR CONFERENCE | 2015年
关键词：
Radar Signal Processing; multiprocessor architectures; Cluster Of Processors (COPs); Efficiency; Latency; Load Imbalance;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Radar signal processing requires platform with high number crunching capability for a real time performance. Towards this, multiprocessor based architectures plays a significant role in achieving real time processing speed for voluminous radar data. Also, different radar signal processing algorithms are amenable to partition in either data or algorithm domain to achieve execution speedup. In this paper, we intend to analyze different multiprocessor based architectures quantitatively for performance metrics and analytical relationship between performance metrics like load imbalance and efficiency of multiprocessor platforms are also brought out. Depending upon particular radar application, these performance metrics are taken into account before deciding the architecture. The case study for different architectures for their efficiency is also carried out.
引用
收藏
页码：289 / 294
页数：6
相关论文
共 50 条
  • [1] Comparing the optimal performance of different MIMD multiprocessor architectures
    Lundberg, L
    Lennerstad, H
    [J]. FIRST MERGED INTERNATIONAL PARALLEL PROCESSING SYMPOSIUM & SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING, 1998, : 498 - 502
  • [2] Analysis of performance limitations in multithreaded multiprocessor architectures
    Zuberek, WM
    [J]. SECOND INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEMS DESIGN, PROCEEDINGS, 2001, : 43 - 52
  • [3] Signal Chain Architectures for Efficient Ionospheric Radar Processing
    Erickson, Philip J.
    Rideout, William C.
    Lind, Frank D.
    [J]. 2013 US NATIONAL COMMITTEE OF URSI NATIONAL RADIO SCIENCE MEETING (USNC-URSI NRSM), 2013,
  • [4] Metrics for digital signal processing architectures characterization: Remanence and scalability
    Benoit, P
    Sassatelli, G
    Torres, L
    Demigny, D
    Robert, M
    Cambon, G
    [J]. COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, 2004, 3133 : 128 - 137
  • [5] Multiprocessor architectures tackle tough processing demands - Optimize power and performance with a multiprocessor SOC approach
    Sano, B
    Sundaresan, A
    [J]. EDN, 2006, 51 (08) : 89 - +
  • [6] COMPARATIVE PERFORMANCE ANALYSIS OF SINGLE BUS MULTIPROCESSOR ARCHITECTURES
    MARSAN, MA
    BALBO, G
    CONTE, G
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1982, 31 (12) : 1179 - 1191
  • [7] Performance analysis of multiprocessor architectures via analytical simulation
    Veglis, A.A.
    Pombortsis, A.S.
    [J]. Proceedings of the IEEE Annual Simulation Symposium, 2000, : 326 - 332
  • [8] Multiprocessor system development for high performance signal processing applications
    Pauer, EK
    [J]. 8TH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS: SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE, 1997, : 107 - 114
  • [9] MODELING AND ANALYSIS OF MULTIPROCESSOR ARCHITECTURES
    YALAMANCHILI, S
    CARPENTER, T
    [J]. AIAA COMPUTERS IN AEROSPACE VII CONFERENCE, PTS 1 AND 2: A COLLECTION OF PAPERS, 1989, : 344 - 350
  • [10] Signal chain architectures for efficient airport surface movement radar video processing
    ChaoYu Xia
    Chang-Bo Hou
    Chun-Bo Guo
    Zhao Zhang
    Chun-Rong Yang
    [J]. Signal, Image and Video Processing, 2021, 15 : 1537 - 1545
12345