Simulation and performance analysis of network on chip architectures

被引：0
|
作者：
Ge, Fen [1 ]
Wu, Ning [1 ]
机构：
[1] College of Information Science and Technology, NUAA, 29 Yudao Street, Nanjing, 210016, China
来源：
Transactions of Nanjing University of Aeronautics and Astronautics | 2010年 / 27卷 / 04期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：326 / 332
相关论文
共 50 条
  • [1] Simulation and performance analysis of network on chip architectures using OPNET
    Ning, Wu
    Fen, Ge
    Qi, Wang
    [J]. ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 1285 - 1288
  • [2] Performance Evaluation of Network on Chip Architectures
    Gehlot, Pratiksha
    Chouhan, Shailesh Singh
    [J]. 2009 INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ELECTRONIC AND PHOTONIC DEVICES AND SYSTEMS (ELECTRO-2009), 2009, : 124 - 127
  • [3] Performance analysis of mixed communication architectures: Bus and Network-on-Chip
    Gigli, Stefano
    Conti, Massimo
    [J]. VLSI CIRCUITS AND SYSTEMS IV, 2009, 7363
  • [4] Design Trade off and Performance Analysis of Router Architectures in Network-on-Chip
    Latif, Jawwad
    Chaudhry, Hassan Nazeer
    Azam, Sadia
    Baloch, Naveed Khan
    [J]. 10TH INTERNATIONAL CONFERENCE ON FUTURE NETWORKS AND COMMUNICATIONS (FNC 2015) / THE 12TH INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS AND PERVASIVE COMPUTING (MOBISPC 2015) AFFILIATED WORKSHOPS, 2015, 56 : 421 - 426
  • [5] Power and performance analysis of 3D network-on-chip architectures
    Halavar, Bheemappa
    Talawar, Basavaraj
    [J]. COMPUTERS & ELECTRICAL ENGINEERING, 2020, 83
  • [6] Accurate Performance Analysis of 3D Mesh Network on Chip Architectures
    Halavar, Bheemappa
    Talawar, Basavaraj
    [J]. 2018 IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, COMPUTING AND COMMUNICATION TECHNOLOGIES (CONECCT), 2018,
  • [7] An Energy and Performance Exploration of Network-on-Chip Architectures
    Banerjee, Arnab
    Wolkotte, Pascal T.
    Mullins, Robert D.
    Moore, Simon W.
    Smit, Gerard J. M.
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (03) : 319 - 329
  • [8] Simulation and analysis of network on chip architectures: Ring, Spidergon and 2D Mesh
    Bononi, Luciano
    Concer, Nicola
    [J]. 2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 1489 - +
  • [9] A power and performance model for network-on-chip architectures
    Banerjee, N
    Vellanki, P
    Chatha, KS
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 1250 - 1255
  • [10] High performance architectures for chip-to-chip communications on network line cards
    Engel, Jacob
    Kocak, Taskin
    [J]. JOURNAL OF HIGH SPEED NETWORKS, 2007, 16 (02) : 193 - 209
12345