Simulation and performance analysis of network on chip architectures

被引：0
|
作者：
Ge, Fen [1 ]
Wu, Ning [1 ]
机构：
[1] College of Information Science and Technology, NUAA, 29 Yudao Street, Nanjing, 210016, China
来源：
Transactions of Nanjing University of Aeronautics and Astronautics | 2010年 / 27卷 / 04期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：326 / 332
相关论文
共 50 条
  • [21] Performance analysis of distributed information retrieval architectures using an improved network simulation model
    Cacheda, Fidel
    Carneiro, Victor
    Plachouras, Vassilis
    Ounis, Iadh
    [J]. INFORMATION PROCESSING & MANAGEMENT, 2007, 43 (01) : 204 - 224
  • [22] Network on chip for parallel DSP architectures
    Jing, YL
    Fan, XY
    Gao, DY
    Hu, J
    [J]. EMBEDDED SOFTWARE AND SYSTEMS, PROCEEDINGS, 2005, 3820 : 265 - 274
  • [23] Performance and Power Optimization through Data Compression in Network-on-Chip Architectures
    Das, Reetuparna
    Mishra, Asit K.
    Nicopoulos, Chrysostomos
    Park, Dongkook
    Narayanan, Vijaykrishnan
    Iyer, Ravishankar
    Yousif, Mazin S.
    Das, Chita R.
    [J]. 2008 IEEE 14TH INTERNATIONAL SYMPOSIUM ON HIGH PEFORMANCE COMPUTER ARCHITECTURE, 2008, : 198 - +
  • [24] High-Performance Adaption of ARM Processors into Network-on-Chip Architectures
    Tung Nguyen
    Duy-Hieu Bui
    Hai-Phong Phan
    Trang-Trinh Dang
    Xuan-Tu Tran
    [J]. 2013 IEEE 26TH INTERNATIONAL SOC CONFERENCE (SOCC), 2013, : 222 - 227
  • [25] Evaluation of Performance Optimal Tree Based Application Specific Network on Chip Architectures
    Yalamanchili, Kishore
    Pasalapudi, Aditya
    Dargar, Apurva
    Mehrotra, Saransh
    Ved, Harshal
    [J]. 2009 IEEE INTERNATIONAL ADVANCE COMPUTING CONFERENCE, VOLS 1-3, 2009, : 620 - +
  • [26] Machine learning-driven performance assessment of network-on-chip architectures
    Patra, Ramapati
    Maji, Prasenjit
    Srivastava, Dipti Sakshi
    Mondal, Hemanta Kumar
    [J]. JOURNAL OF SUPERCOMPUTING, 2024, 80 (16): : 24483 - 24519
  • [27] Timing analysis of network on chip architectures for MP-SoC platforms
    Grecu, C
    Pande, PP
    Ivanov, A
    Saleh, R
    [J]. MICROELECTRONICS JOURNAL, 2005, 36 (09) : 833 - 845
  • [28] On Improving the Performance of Hybrid Wired-Wireless Network-on-Chip Architectures
    Zong, Wen
    Agyeman, Michael Opoku
    [J]. NINTH INTERNATIONAL WORKSHOP ON NETWORK ON CHIP ARCHITECTURES, NOCARC 2016, 2016, : 27 - 32
  • [29] Photonic Network-on-Chip (NoC) Architectures for the High Performance Computing Systems
    Sarkar, Sayani
    Pal, Shantanu
    [J]. PROCEEDINGS OF 2018 IEEE APPLIED SIGNAL PROCESSING CONFERENCE (ASPCON), 2018, : 198 - 203
  • [30] Performance analysis of multiprocessor architectures via analytical simulation
    Veglis, A.A.
    Pombortsis, A.S.
    [J]. Proceedings of the IEEE Annual Simulation Symposium, 2000, : 326 - 332
12345