Accurate Performance Analysis of 3D Mesh Network on Chip Architectures

被引:0
|
作者
Halavar, Bheemappa [1 ]
Talawar, Basavaraj [1 ]
机构
[1] Natl Inst Technol Karnataka, Comp Sci & Engn, SPARK Lab, Mangalore, India
关键词
3-D integration; Network-on-chip (NoC); Through-silicon via (TSV); Interconnect; 3D topologies; Design space exploration; ON-CHIP; TOPOLOGIES;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
With the increase in number and complexity of cores and components in CMPs and SoCs, a highly structured and efficient on-chip communication network is required to achieve high-performance and scalability. Network on Chips(NoC) emerged as the reliable communication framework in CMPs and SoCs. Many 2-D NoC architectures have been proposed for efficient on-chip communication. In this paper, we explore the design space of 3D NoCs using floorplan driven wire lengths and link delay estimation. We analyse the performance and cost of 2D and two 3D variants of the Mesh topology by injecting two synthetic traffic pattern for varying buffer space and floorplan based delays were considered to for the experiments. Results of our experiments show that for the injection rates from 0.02 to 0.2 the average network latency of a 4-layer 3D Mesh is reduced up to 54% compared to its 2D counterpart. The on chip communication performance improved up to 2.2x and 3.1x in 4-layer 3D Mesh compare to 2D Mesh with uniform and transpose traffic patterns respectively.
引用
收藏
页数:6
相关论文
共 50 条
  • [1] Power and performance analysis of 3D network-on-chip architectures
    Halavar, Bheemappa
    Talawar, Basavaraj
    [J]. COMPUTERS & ELECTRICAL ENGINEERING, 2020, 83
  • [2] Exploring 3D Network-on-Chip Architectures and Challenges
    Tyagi, Sapna
    Maheshwari, Piyush
    Agarwal, Amit
    Avasthi, Vinay
    [J]. 2017 INTERNATIONAL CONFERENCE ON COMPUTER AND APPLICATIONS (ICCA), 2017, : 97 - 101
  • [3] High Performance Collective Communication-Aware 3D Network-on-Chip Architectures
    Joardar, Biresh Kumar
    Duraisamy, Karthi
    Pande, Partha Pratim
    [J]. PROCEEDINGS OF THE 2018 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2018, : 1351 - 1356
  • [4] Simulation and analysis of network on chip architectures: Ring, Spidergon and 2D Mesh
    Bononi, Luciano
    Concer, Nicola
    [J]. 2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 1489 - +
  • [5] Comparative study on 3D optical network-on-chip architectures
    Zhang, Jun
    Gu, Huaxi
    [J]. INTERNATIONAL CONFERENCE ON IMAGE PROCESSING AND PATTERN RECOGNITION IN INDUSTRIAL ENGINEERING, 2010, 7820
  • [6] Fault-tolerant 3D Mesh for Network-an-Chip
    Papry, Khaleda Akhter
    Al Islam, A. B. M. Alim
    [J]. 2017 IEEE 36TH INTERNATIONAL PERFORMANCE COMPUTING AND COMMUNICATIONS CONFERENCE (IPCCC), 2017,
  • [7] A 3D multilayer optical network on chip based on mesh topology
    Zhu, Kexin
    Gu, Huaxi
    Yang, Yintang
    Tan, Wei
    Zhang, Bowen
    [J]. PHOTONIC NETWORK COMMUNICATIONS, 2016, 32 (02) : 293 - 299
  • [8] A 3D multilayer optical network on chip based on mesh topology
    Kexin Zhu
    Huaxi Gu
    Yintang Yang
    Wei Tan
    Bowen Zhang
    [J]. Photonic Network Communications, 2016, 32 : 293 - 299
  • [9] Simulation and performance analysis of network on chip architectures
    Ge, Fen
    Wu, Ning
    [J]. Transactions of Nanjing University of Aeronautics and Astronautics, 2010, 27 (04) : 326 - 332
  • [10] Reduction methods for adapting optical network on chip topologies to 3D architectures
    Le Beux, Sebastien
    O'Connor, Ian
    Nicolescu, Gabriela
    Bois, Guy
    Paulin, Pierre
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2013, 37 (01) : 87 - 98