共 50 条
- [2] 16x16 Integer cosine transform for HD video coding [J]. ADVANCES IN MULTIMEDIA INFORMATION PROCESSING - PCM 2006, PROCEEDINGS, 2006, 4261 : 114 - +
- [4] Efficient VLSI Architecture for 16-Point Discrete Cosine Transform [J]. Proceedings of the National Academy of Sciences, India Section A: Physical Sciences, 2020, 90 : 27 - 37
- [6] Implementation of 16x16 SRAM Memory Array [J]. 2017 INTERNATIONAL CONFERENCE ON RECENT INNOVATIONS IN SIGNAL PROCESSING AND EMBEDDED SYSTEMS (RISE), 2017, : 458 - 462
- [7] Efficient VLSI implementation of inverse discrete cosine transform [J]. 2004 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL V, PROCEEDINGS: DESIGN AND IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS INDUSTRY TECHNOLOGY TRACKS MACHINE LEARNING FOR SIGNAL PROCESSING MULTIMEDIA SIGNAL PROCESSING SIGNAL PROCESSING FOR EDUCATION, 2004, : 177 - 180
- [8] VLSI Implementation of Discrete Cosine Transform and Intra prediction [J]. 2014 INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRONICS, COMPUTERS AND COMMUNICATIONS (ICAECC), 2014,
- [9] A CONCURRENT ARCHITECTURE FOR VLSI IMPLEMENTATION OF DISCRETE COSINE TRANSFORM [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1987, 34 (08): : 992 - 994
- [10] Design and Implementation of 16x16 Modified Booth Multiplier [J]. PROCEEDINGS OF 2015 ONLINE INTERNATIONAL CONFERENCE ON GREEN ENGINEERING AND TECHNOLOGIES (IC-GET), 2015,