VLSI IMPLEMENTATION OF A 16X16 DISCRETE COSINE TRANSFORM

被引:119
|
作者
SUN, MT
CHEN, TC
GOTTLIEB, AM
机构
来源
关键词
D O I
10.1109/31.92893
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:610 / 617
页数:8
相关论文
共 50 条
  • [41] AN ORDER-16 INTEGER COSINE TRANSFORM
    CHAM, WK
    CHAN, YT
    [J]. IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1991, 39 (05) : 1205 - 1208
  • [42] Simulation of quantum key distribution in a 16x16 optical fiber network
    Lin, HH
    Tsao, SL
    [J]. QUANTUM COMMUNICATIONS AND QUANTUM IMAGING II, 2004, 5551 : 241 - 252
  • [43] LoS-MIMO Modes of 16x16 Square Array Pairs
    Sugiura, Hideaki
    Hirano, Takuichi
    [J]. 2022 ASIA-PACIFIC MICROWAVE CONFERENCE (APMC), 2022, : 878 - 879
  • [44] ADVANCED ARCHITECTURE FOR A ONE-CHIP 16X16 DIGITAL SWITCH
    ADRIAENSEN, K
    CLOETENS, L
    GONZE, D
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (07) : 1011 - 1014
  • [45] 2-D Large Inverse Transform (16x16, 32x32) for HEVC (High Efficiency Video Coding)
    Park, Jong-Sik
    Nam, Woo-Jin
    Han, Seung-Mok
    Lee, Seongsoo
    [J]. JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2012, 12 (02) : 203 - 211
  • [46] All-optical 16x16 random packet switching fabric
    Borella, A
    Chiaraluce, F
    [J]. TECHNOLOGY, INFRASTRUCTURE, WDM NETWORKS - NOC '96-III, 1996, : 176 - 183
  • [47] MAXIMUM OPTICAL DOSE DETECTION WITH A 16X16 MONOLITHIC THYRISTOR ARRAY
    KUIJK, M
    HEREMANS, P
    VOUNCKX, R
    BORGHS, G
    [J]. IEEE PHOTONICS TECHNOLOGY LETTERS, 1992, 4 (04) : 399 - 401
  • [48] 16X16 Fast Signed Multiplier Using Booth and Vedic Architecture
    Shing, L. Z.
    Hussin, R.
    Kamarudin, A.
    Mohyar, S. N.
    Taking, S.
    Aziz, M. H. A.
    Ahmad, N.
    [J]. 4TH ELECTRONIC AND GREEN MATERIALS INTERNATIONAL CONFERENCE 2018 (EGM 2018), 2018, 2045
  • [49] Design and Optimization of 16x16 Bit Multiplier Using Vedic Mathematics
    Gadakh, Sheetal N.
    Khade, Amitkumar
    [J]. 2016 INTERNATIONAL CONFERENCE ON AUTOMATIC CONTROL AND DYNAMIC OPTIMIZATION TECHNIQUES (ICACDOT), 2016, : 460 - 464
  • [50] An optimized hardware architecture of 4x4, 8x8, 16x16 and 32x32 inverse transform for HEVC
    Kammoun, Manel
    Maamouri, Emna
    Ben Atitallah, Ahmed
    Masmoudi, Nouri
    [J]. 2016 2ND INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES FOR SIGNAL AND IMAGE PROCESSING (ATSIP), 2016, : 264 - 267