VLSI IMPLEMENTATION OF DIGIT-SERIAL ARITHMETIC MODULES

被引：1

作者：

BISDOUNIS, L

METAFAS, DE

MARAS, AM

MAVRIDIS, C

机构：

[1] UNIV PATRAS,DEPT ELECT ENGN,VLSI DESIGN LAB,GR-26110 PATRAI,GREECE

[2] UNIV CRETE,DEPT ELECTR & COMP ENGN,GR-73100 KHANIA,GREECE

来源：

MICROPROCESSING AND MICROPROGRAMMING | 1993年 / 39卷 / 2-5期

关键词：

D O I：

10.1016/0165-6074(93)90099-7

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This article describes an implementation of arithmetic modules which is based on the transmission of arithmetic data serially one digit at a time. For some applications bit-serial architectures may be too slow, and bit-parallel architectures may be faster than necessary and require too much hardware. The desired sample rate in these applications can be achieved using the digit-serial approach.

引用

页码：251 / 254

页数：4

共 50 条

[31] Performance tradeoffs in digit-serial DSP systems
Suzuki, H
Chang, YN
Parhi, KK
[J]. CONFERENCE RECORD OF THE THIRTY-SECOND ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 1998, : 1225 - 1229
[32] Digit-serial design of a wave digital filter
Hu, Ming
Vainio, Olli
Renfors, Markku
[J]. Conference Record - IEEE Instrumentation and Measurement Technology Conference, 1999, 1 : 542 - 545
[33] Deeply Pipelined Digit-Serial LDPC Decoding
Marshall, Philip A.
Gaudet, Vincent C.
Elliott, Duncan G.
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (12) : 2934 - 2944
[34] New digit-serial implementations of stack filters
Tampere Univ of Technology, Tampere, Finland
[J]. Signal Process, 2 (181-197):
[35] OPTICAL-SYSTEMS FOR DIGIT-SERIAL COMPUTATION
PERLEE, CJ
CASASENT, DP
[J]. APPLIED OPTICS, 1989, 28 (03): : 611 - 626
[36] New digit-serial implementations of stack filters
Astola, J
Akopian, D
Vainio, O
Agaian, S
[J]. SIGNAL PROCESSING, 1997, 61 (02) : 181 - 197
[37] ASIC Implementation and Power Analysis of Digit-Serial Polynomial Basis Multipliers in GF (2233) for Different Digit Sizes
Namin, S-hashemi
Muscedere, R.
Ahmadi, M.
[J]. INTERNATIONAL CONFERENCE ON ENVIRONMENTAL SCIENCE AND ENERGY ENGINEERING (ICESEE 2015), 2015, : 180 - 185
[38] Digit-serial design of a wave digital filter
Hu, M
Vainio, O
Renfors, M
[J]. IMTC/99: PROCEEDINGS OF THE 16TH IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE, VOLS. 1-3, 1999, : 542 - 545
[39] DSLR-CNN: Efficient CNN Acceleration Using Digit-Serial Left-To-Right Arithmetic
Nisar, Malik Zohaib
Ibrahim, Muhammad Sohail
Gorgin, Saeid
Usman, Muhammad
Lee, Jeong-A
[J]. IEEE Access, 2024, 12 : 174608 - 174622
[40] Efficient FPGA-implementation of two's complement digit-serial/parallel multipliers
Valls, J
Boemo, E
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2003, 50 (06): : 317 - 322

← 1 2 3 4 5 →