VLSI IMPLEMENTATION OF DIGIT-SERIAL ARITHMETIC MODULES

被引：1

作者：

BISDOUNIS, L

METAFAS, DE

MARAS, AM

MAVRIDIS, C

机构：

[1] UNIV PATRAS,DEPT ELECT ENGN,VLSI DESIGN LAB,GR-26110 PATRAI,GREECE

[2] UNIV CRETE,DEPT ELECTR & COMP ENGN,GR-73100 KHANIA,GREECE

来源：

MICROPROCESSING AND MICROPROGRAMMING | 1993年 / 39卷 / 2-5期

关键词：

D O I：

10.1016/0165-6074(93)90099-7

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This article describes an implementation of arithmetic modules which is based on the transmission of arithmetic data serially one digit at a time. For some applications bit-serial architectures may be too slow, and bit-parallel architectures may be faster than necessary and require too much hardware. The desired sample rate in these applications can be achieved using the digit-serial approach.

引用

页码：251 / 254

页数：4

共 50 条

[41] Digit-serial reconfigurable FPGA logic block architecture
Lee, H
Sobelman, GE
[J]. 1998 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS-SIPS 98: DESIGN AND IMPLEMENTATION, 1998, : 469 - 478
[42] High-performance digit-serial complex multiplier
Chang, YN
Parhi, KK
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2000, 47 (06): : 570 - 572
[43] A General Digit-Serial Architecture for Montgomery Modular Multiplication
Erdem, Serdar Suer
Yanik, Tugrul
Celebi, Anil
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (05) : 1658 - 1668
[44] Efficient Digit-Serial Multiplier Employing Karatsuba Algorithm
Yuan, Shyan-Ming
Lee, Chiou-Yng
Fan, Chia-Chen
[J]. GENETIC AND EVOLUTIONARY COMPUTING, VOL II, 2016, 388 : 221 - 231
[45] Self-Timed Adaptive Digit-Serial Addition
Bingham, Ned
Manohar, Rajit
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2019, 27 (09) : 2131 - 2141
[46] BIT-LEVEL PIPELINED DIGIT-SERIAL MULTIPLIER
AGGOUN, A
ASHUR, A
IBRAHIM, MK
[J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 1993, 75 (06) : 1209 - 1219
[47] Digit-serial Complex-Number Multipliers on FPGAs
Sansaloni, T
Valls, J
Parhi, KK
[J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2003, 33 (1-2): : 105 - 115
[48] Digit-Serial Complex-Number Multipliers on FPGAs
T. Sansaloni
J. Valls
K.K. Parhi
[J]. Journal of VLSI signal processing systems for signal, image and video technology, 2003, 33 : 105 - 115
[49] A novel digit-serial systolic array for modular multiplication
Guo, JH
Wang, CL
[J]. ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : A177 - A180
[50] Algorithm transformations in design of digit-serial FIR filters
Karlsson, M
Kulesza, W
Vesterbacka, M
[J]. 2005 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS - DESIGN AND IMPLEMENTATION (SIPS), 2005, : 81 - 86

← 1 2 3 4 5 →