New digit-serial implementations of stack filters

被引:13
|
作者
Astola, J [1 ]
Akopian, D [1 ]
Vainio, O [1 ]
Agaian, S [1 ]
机构
[1] TAMPERE UNIV TECHNOL, SIGNAL PROC LAB, FIN-33101 TAMPERE, FINLAND
关键词
stack filter; digit-serial implementation; lexicographic data representation; positive Boolean function;
D O I
10.1016/S0165-1684(97)00102-3
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We propose several new ways to find the tradeoff between throughput and complexity of stack filter implementations using digit-serial processing. First, we consider the problem in general for lexicographic representations of input data and suggest a digit-serial procedure to calculate the stack filter output. This procedure is a generalization of the bit-serial algorithm for stack filters (Chen, 1989) and we show also that this digit-serial procedure can be used for stack filters if and only if the data representation is lexicographic. Next, we consider the digit-serial case based on multiple-value representations with radix r. We show that stack filters can be realized with an arbitrary number r of positive Boolean function units varying from one in the bit-serial case (Chen, 1989) to M - 1 in the parallel threshold decomposition structure (Wendt et al., 1986). This class of parallel implementations parametrized by r allows us to choose the fastest possible architecture when the complexity is bounded by application requirements. These parallel architectures reduce both the delay and the cycle time of the circuit, a property that cannot be achieved systematically by the other methods. (C) 1997 Elsevier Science B.V.
引用
收藏
页码:181 / 197
页数:17
相关论文
共 50 条
  • [1] New digit-serial implementations of stack filters
    Tampere Univ of Technology, Tampere, Finland
    [J]. Signal Process, 2 (181-197):
  • [2] New digit-serial architectures for stack filters (vol 61, pg 181, 1997)
    Astola, J
    Akopian, D
    Vainio, O
    Agaian, S
    [J]. SIGNAL PROCESSING, 1998, 64 (02) : 221 - 222
  • [3] DESIGN AND FPGA IMPLEMENTATION OF DIGIT-SERIAL FIR FILTERS
    Dawoud, D. S.
    Masupa, S.
    [J]. SAIEE AFRICA RESEARCH JOURNAL, 2006, 97 (03): : 216 - 222
  • [4] Design and FPGA implementation of digit-serial FIR filters
    Universidad Politecnica de Valencia, Valencia, Spain
    [J]. Proc IEEE Int Conf Electron Circuits Syst, (191-194):
  • [5] The implementation of digit-serial FIR filters based on FPGA
    Li, L
    Lou, SQ
    Liu, XL
    Liu, J
    [J]. IEEE 2005 International Symposium on Microwave, Antenna, Propagation and EMC Technologies for Wireless Communications Proceedings, Vols 1 and 2, 2005, : 419 - 422
  • [6] A NEW DIGIT-SERIAL DIVIDER ARCHITECTURE
    BASHAGHA, AE
    IBRAHIM, MK
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 1993, 75 (01) : 133 - 140
  • [7] Algorithm transformations in design of digit-serial FIR filters
    Karlsson, M
    Kulesza, W
    Vesterbacka, M
    [J]. 2005 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS - DESIGN AND IMPLEMENTATION (SIPS), 2005, : 81 - 86
  • [8] Design and FPGA implementation of digit-serial fir filters
    Dawoud, DS
    Masupe, S
    [J]. 2004 IEEE AFRICON: 7TH AFRICON CONFERENCE IN AFRICA, VOLS 1 AND 2: TECHNOLOGY INNOVATION, 2004, : 203 - 209
  • [9] Digit-serial implementation of LDI/LDD allpass filters
    Landernäs, K
    Holmberg, J
    Harnefors, L
    Vesterbacka, M
    [J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, PROCEEDINGS, 2002, : 684 - 687
  • [10] Pipelining of digit-serial processing elements in recursive digital filters
    Karlsson, M
    Vesterbacka, M
    Kulesza, W
    [J]. NORSIG 2004: PROCEEDINGS OF THE 6TH NORDIC SIGNAL PROCESSING SYMPOSIUM, 2004, 46 : 129 - 132