共 50 条
- [3] DESIGN AND FPGA IMPLEMENTATION OF DIGIT-SERIAL FIR FILTERS [J]. SAIEE AFRICA RESEARCH JOURNAL, 2006, 97 (03): : 216 - 222
- [4] Design and FPGA implementation of digit-serial FIR filters [J]. Proc IEEE Int Conf Electron Circuits Syst, (191-194):
- [5] The implementation of digit-serial FIR filters based on FPGA [J]. IEEE 2005 International Symposium on Microwave, Antenna, Propagation and EMC Technologies for Wireless Communications Proceedings, Vols 1 and 2, 2005, : 419 - 422
- [6] A NEW DIGIT-SERIAL DIVIDER ARCHITECTURE [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 1993, 75 (01) : 133 - 140
- [7] Algorithm transformations in design of digit-serial FIR filters [J]. 2005 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS - DESIGN AND IMPLEMENTATION (SIPS), 2005, : 81 - 86
- [8] Design and FPGA implementation of digit-serial fir filters [J]. 2004 IEEE AFRICON: 7TH AFRICON CONFERENCE IN AFRICA, VOLS 1 AND 2: TECHNOLOGY INNOVATION, 2004, : 203 - 209
- [9] Digit-serial implementation of LDI/LDD allpass filters [J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, PROCEEDINGS, 2002, : 684 - 687
- [10] Pipelining of digit-serial processing elements in recursive digital filters [J]. NORSIG 2004: PROCEEDINGS OF THE 6TH NORDIC SIGNAL PROCESSING SYMPOSIUM, 2004, 46 : 129 - 132