共 50 条
- [1] Digit-serial design of a wave digital filter [J]. IMTC/99: PROCEEDINGS OF THE 16TH IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE, VOLS. 1-3, 1999, : 542 - 545
- [3] Digital signal processing with digit-serial RNS arithmetic [J]. PROCEEDINGS OF THE 39TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 1996, : 537 - 540
- [4] DESIGN AND FPGA IMPLEMENTATION OF DIGIT-SERIAL FIR FILTERS [J]. SAIEE AFRICA RESEARCH JOURNAL, 2006, 97 (03): : 216 - 222
- [5] Design and FPGA implementation of digit-serial FIR filters [J]. Proc IEEE Int Conf Electron Circuits Syst, (191-194):
- [6] Algorithm transformations in design of digit-serial FIR filters [J]. 2005 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS - DESIGN AND IMPLEMENTATION (SIPS), 2005, : 81 - 86
- [7] Pipelining of digit-serial processing elements in recursive digital filters [J]. NORSIG 2004: PROCEEDINGS OF THE 6TH NORDIC SIGNAL PROCESSING SYMPOSIUM, 2004, 46 : 129 - 132
- [9] Systolic digit-serial multiplier [J]. IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1996, 143 (01): : 14 - 20
- [10] Design and FPGA implementation of digit-serial fir filters [J]. 2004 IEEE AFRICON: 7TH AFRICON CONFERENCE IN AFRICA, VOLS 1 AND 2: TECHNOLOGY INNOVATION, 2004, : 203 - 209