Analytical Model of Random Variation in Drain Current of FGMOSFET

被引:2
|
作者
Banchuin, Rawid [1 ]
机构
[1] Siam Univ, Dept Comp Engn, Bangkok 10163, Thailand
关键词
D O I
10.1155/2015/315105
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The analytical model of random variation in drain current of the Floating Gate MOSFET (FGMOSFET) has been proposed in this research. The model is composed of two parts for triode and saturation region of operation where the process induced device level random variations of each region and their statistical correlations have been taken into account. The nonlinearity of floating gate voltage and dependency on drain voltage of the coupling factors of FGMOSFET have also been considered. The model has been found to be very accurate since it can accurately fit the SPICE BSIM3v3 based reference obtained by using Monte-Carlo SPICE simulation and FGMOSFET simulation technique with SPICE. It can fit the BSIM4 based reference if desired by using the optimally extracted parameters. By using the proposed model, the variability analysis of FGMOSFET and the analytical modeling of the variation in the circuit level parameter of any FGMOSFET based circuit can be performed. So, this model has been found to be an efficient tool for the variability aware analysis and design of FGMOSFET based circuit.
引用
收藏
页数:12
相关论文
共 50 条
  • [21] Analytical drain current model for nanoscale strained-Si/SiGe MOSFETs
    Batwani, Himanshu
    Gaur, Mayank
    Kumar, M. Jagadesh
    COMPEL-THE INTERNATIONAL JOURNAL FOR COMPUTATION AND MATHEMATICS IN ELECTRICAL AND ELECTRONIC ENGINEERING, 2009, 28 (02) : 353 - 371
  • [22] Analytical model of subthreshold drain current for nanoscale negative capacitance junctionless FinFET
    Kaushal, Shelja
    Rana, Ashwani K.
    MICROELECTRONICS JOURNAL, 2022, 121
  • [23] A Drain Current and Transconductance Analytical Model for Symmetric Double Gate Junctionless FENT
    Bora, N.
    Deka, N.
    Subadar, R.
    JOURNAL OF NANO RESEARCH, 2020, 65 (65) : 39 - 50
  • [24] AN ANALYTICAL MODEL FOR LDD DRAIN STRUCTURES
    HUANG, JST
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1988, 35 (07) : 1158 - 1159
  • [25] Analytical Drain Current and Capacitance Model for Amorphous InGaZnO TFTs Considering Temperature Characteristics
    He, Hongyu
    Xiong, Chao
    Yin, Junli
    Wang, Xinlin
    Lin, Xinnan
    Zhang, Shengdong
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (09) : 3637 - 3644
  • [26] An analytical drain current model for dual material engineered cylindrical/surrounded gate MOSFET
    Ghosh, Pujarini
    Haldar, Subhasis
    Gupta, R. S.
    Gupta, Mridula
    MICROELECTRONICS JOURNAL, 2012, 43 (01) : 17 - 24
  • [27] Analytical drain current model for Gate and Channel Engineered RingFET (GCE-RingFET)
    Kumar, Sachin
    Kumari, Vandana
    Singh, Sanjeev
    Saxena, Manoj
    Gupta, Mridula
    SUPERLATTICES AND MICROSTRUCTURES, 2017, 111 : 1113 - 1120
  • [28] An analytical drain current model of Germanium source vertical tunnel field effect transistor
    Vanlalawmpuia, K.
    Mitra, Suman Kr
    Bhowmick, Brinda
    MICRO AND NANOSTRUCTURES, 2022, 165
  • [29] An Analytical Drain Current Model of Gate-On-Source/Channel SOI-TFET
    Suman Kr. Mitra
    Brinda Bhowmick
    Silicon, 2019, 11 : 3031 - 3039
  • [30] An Analytical Drain Current Model of Gate-On-Source/Channel SOI-TFET
    Mitra, Suman Kr.
    Bhowmick, Brinda
    SILICON, 2019, 11 (06) : 3031 - 3039