Analytical Model of Random Variation in Drain Current of FGMOSFET

被引:2
|
作者
Banchuin, Rawid [1 ]
机构
[1] Siam Univ, Dept Comp Engn, Bangkok 10163, Thailand
关键词
D O I
10.1155/2015/315105
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The analytical model of random variation in drain current of the Floating Gate MOSFET (FGMOSFET) has been proposed in this research. The model is composed of two parts for triode and saturation region of operation where the process induced device level random variations of each region and their statistical correlations have been taken into account. The nonlinearity of floating gate voltage and dependency on drain voltage of the coupling factors of FGMOSFET have also been considered. The model has been found to be very accurate since it can accurately fit the SPICE BSIM3v3 based reference obtained by using Monte-Carlo SPICE simulation and FGMOSFET simulation technique with SPICE. It can fit the BSIM4 based reference if desired by using the optimally extracted parameters. By using the proposed model, the variability analysis of FGMOSFET and the analytical modeling of the variation in the circuit level parameter of any FGMOSFET based circuit can be performed. So, this model has been found to be an efficient tool for the variability aware analysis and design of FGMOSFET based circuit.
引用
收藏
页数:12
相关论文
共 50 条
  • [41] An Analytical Surface-Potential-Based Drain Current Model of Full Depleted Polysilicon TFTs
    Yu, Fei
    Deng, Wanling
    Huang, Gongyi
    Xu, Chuanzhong
    Ma, Xiaoyu
    Huang, Junkai
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (07) : 2855 - 2862
  • [42] Analytical Drain Current Model of 1-D Ballistic Schottky-Barrier Transistors
    Bejenari, Igor
    Schroeter, Michael
    Claus, Martin
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (09) : 3904 - 3911
  • [43] Compact Analytical Drain Current Model of Gate-All-Around Nanowire Tunneling FET
    Vishnoi, Rajat
    Kumar, M. Jagadesh
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (07) : 2599 - 2603
  • [44] A new analytical drain current model of cylindrical gate silicon tunnel FET with source δ-doping
    Dash, Sidhartha
    Jena, Biswajit
    Mishra, Guru Prasad
    SUPERLATTICES AND MICROSTRUCTURES, 2016, 97 : 231 - 241
  • [45] Surface Potential and Drain Current Analytical Model of Gate All Around Triple Metal TFET
    Bagga, Navjeet
    Dasgupta, Sudeb
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (02) : 606 - 613
  • [46] Analytical Unified Drain Current Model of Long-Channel Tri-Gate FinFETs
    Tsormpatzoglou, A.
    Fasarakis, N.
    Tassis, D. H.
    Pappas, I.
    Papathanasiou, K.
    Dimitriadis, C. A.
    2012 28TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS (MIEL), 2012, : 115 - 118
  • [47] Analytical Drain Current Model for Super-Threshold Region of Double Gate Tunnel FET
    Chowdhury, Joy
    Sarkar, Angsuman
    Mahapatra, Kamalakanta
    Das, J. K.
    PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON VLSI DEVICE, CIRCUIT AND SYSTEM (IEEE VLSI DCS 2020), 2020, : 414 - 417
  • [48] Analytical Drain Current Model using Temperature dependence model in nanoscale Double-Gate (DG) MOSFETs
    Cheralathan, M.
    Sampedro, C.
    Gamiz, F.
    Iniguez, B.
    2013 14TH INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (ULIS), 2013, : 142 - 145
  • [49] Saturation drain current and substrate current model of fully overlapped lightly doped drain MOSFET
    Kumar, A
    Kalra, E
    Haldar, S
    Gupta, RS
    PROCEEDINGS OF THE ELEVENTH INTERNATIONAL WORKSHOP ON THE PHYSICS OF SEMICONDUCTOR DEVICES, VOL 1 & 2, 2002, 4746 : 1429 - 1432
  • [50] Analytical drain current model of nanoscale strained-Si/SiGe MOSFETs for analog circuit simulation
    Kumar, M. Jagadesh
    Venkataraman, Vivek
    Nawal, Susheel
    20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 189 - +