共 50 条
- [21] An improved Fourier series-based analytical model for threshold voltage and sub-threshold swing in SOI junctionless FinFET MICRO AND NANOSTRUCTURES, 2024, 191
- [26] The impact of sub-threshold current on ultra high density trench MOSFET for synchronous rectifier application ISPSD'03: 2003 IEEE 15TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS PROCEEDINGS, 2003, : 358 - 361
- [27] A noise tolerant cache design to reduce gate and sub-threshold leakage in the nanometer regime ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2003, : 18 - 21
- [28] High Performance Dual Spacer Double Gate Junctionless Transistor for Digital Integrated Circuits 2016 INTERNATIONAL CONFERENCE ON INVENTIVE COMPUTATION TECHNOLOGIES (ICICT), VOL 2, 2016, : 496 - 499
- [29] Design and Implementation of Adiabatic Multiplier in Sub-threshold Regime for Ultra low Power Application 2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), VOL. 1, 2016, : 1927 - 1931
- [30] Design and ASIC Implementation of Column Compression Wallace/Dadda Multiplier in Sub-Threshold Regime 2015 2ND INTERNATIONAL CONFERENCE ON COMPUTING FOR SUSTAINABLE GLOBAL DEVELOPMENT (INDIACOM), 2015, : 680 - 683