Impact of High-kappa Spacer on Junctionless Transistor in Sub-Threshold Regime

被引:1
|
作者
Ghosh, Bahniman [1 ,2 ]
Mondal, Partha [2 ]
Akram, M. W. [2 ]
Bal, Punyasloka [2 ]
机构
[1] Univ Texas Austin, Microelect Res Ctr, Austin, TX 78758 USA
[2] Indian Inst Technol Kanpur, Dept Elect Engn, Kanpur 208016, Uttar Pradesh, India
关键词
Junctionless Transistors (JLTs); Band-to-Band Tunneling (BTBT); High-kappa Spacers;
D O I
10.1166/jolpe.2014.1312
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We investigated the impact of high-kappa spacers on the off-state leakage current due to band-to-band tunneling (BTBT) in junctionless transistors (JLTs). In off-state, a significant band overlap between valence band of channel region and conduction band of drain region triggers the electrons to tunnel from valence band of channel region to conduction band of drain region and increases the off-state leakage current. Here we show that in off-state the vertical fringing electric field through the high-kappa spacer to the device layer increases tunneling distance along tunneling path of electron and reduces tunneling leakage currents.
引用
收藏
页码:293 / 296
页数:4
相关论文
共 50 条
  • [21] An improved Fourier series-based analytical model for threshold voltage and sub-threshold swing in SOI junctionless FinFET
    Mathew, Shara
    Chennamadhavuni, Sriraj
    Rao, Rathnamala
    MICRO AND NANOSTRUCTURES, 2024, 191
  • [22] Sub-threshold φ and Ξ- production by high mass resonances with UrQMD
    Steinheimer, J.
    Bleicher, M.
    JOURNAL OF PHYSICS G-NUCLEAR AND PARTICLE PHYSICS, 2016, 43 (01)
  • [23] Energy Efficiency Comparison of Asynchronous and Synchronous Circuits Operating in the Sub-Threshold Regime
    Akgun, Omer Can
    Leblebici, Yusuf
    JOURNAL OF LOW POWER ELECTRONICS, 2008, 4 (03) : 320 - 336
  • [24] Study of Gaussian Doped Double Gate JunctionLess (GD-DG-JL) transistor including source drain depletion length: Model for sub-threshold behavior
    Kumari, Vandana
    Kumar, Ayush
    Saxena, Manoj
    Gupta, Mridula
    SUPERLATTICES AND MICROSTRUCTURES, 2018, 113 : 57 - 70
  • [25] A Binary Tunnel Field Effect Transistor with a Steep Sub-threshold Swing and Increased ON Current
    Asra, Ram
    Murali, Kota V. R. M.
    Rao, V. Ramgopal
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2010, 49 (12)
  • [26] The impact of sub-threshold current on ultra high density trench MOSFET for synchronous rectifier application
    Sun, NX
    Huang, AQ
    ISPSD'03: 2003 IEEE 15TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS PROCEEDINGS, 2003, : 358 - 361
  • [27] A noise tolerant cache design to reduce gate and sub-threshold leakage in the nanometer regime
    Agarwal, A
    Roy, K
    ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2003, : 18 - 21
  • [28] High Performance Dual Spacer Double Gate Junctionless Transistor for Digital Integrated Circuits
    Jawade, Govind
    Chavan, Y. V.
    Wagaj, S. G.
    2016 INTERNATIONAL CONFERENCE ON INVENTIVE COMPUTATION TECHNOLOGIES (ICICT), VOL 2, 2016, : 496 - 499
  • [29] Design and Implementation of Adiabatic Multiplier in Sub-threshold Regime for Ultra low Power Application
    Chanda, Manash
    Basak, Jeet
    Sinha, Diptansu
    Ganguli, Tanushree
    Sarkar, Chandan K.
    2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), VOL. 1, 2016, : 1927 - 1931
  • [30] Design and ASIC Implementation of Column Compression Wallace/Dadda Multiplier in Sub-Threshold Regime
    Gupta, Priya
    Gupta, Anu
    Samnani, Divya
    Asati, Abhijit
    2015 2ND INTERNATIONAL CONFERENCE ON COMPUTING FOR SUSTAINABLE GLOBAL DEVELOPMENT (INDIACOM), 2015, : 680 - 683