A DIFFERENTIAL PLL ARCHITECTURE FOR HIGH-SPEED DATA RECOVERY

被引:0
|
作者
CO, RS
LIANG, JC
OUYANG, KW
机构
来源
PROCEEDINGS OF THE IEEE 1989 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 1989年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:137 / 140
页数:4
相关论文
共 50 条
  • [31] A HIGH-SPEED ARCHITECTURE FOR IMAGE COMPUTATION
    PUTNAM, LK
    LUCHT, P
    DAVIS, J
    SMPTE JOURNAL, 1988, 97 (06): : 464 - 469
  • [32] Analysis of PLL clock jitter in high-speed serial links
    Hanumolu, PK
    Casper, B
    Mooney, R
    Wei, GY
    Moon, UK
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2003, 50 (11) : 879 - 886
  • [33] A High-Speed AES Architecture Implementation
    Opritoiu, Flavius
    Vladutiu, Mircea
    Prodan, Lucian
    Udrescu, Mihai
    PROCEEDINGS OF THE 2010 COMPUTING FRONTIERS CONFERENCE (CF 2010), 2010, : 95 - 96
  • [34] AN ARCHITECTURE FOR HIGH-SPEED ARRAY MULTIPLIER
    ISLAM, FF
    TAMARU, K
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1993, E76A (08) : 1326 - 1333
  • [35] TOWARDS A HIGH-SPEED MAN ARCHITECTURE
    TANTAWY, A
    MELEIS, H
    ELZARKI, M
    RAJENDRAN, G
    WORLD PROSPERITY THROUGH COMMUNICATIONS, VOLS 1-3: CONFERENCE RECORD, 1989, : 619 - 624
  • [36] High-speed DRAM architecture development
    Ikeda, H
    Inukai, H
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (05) : 685 - 692
  • [37] Architecture for high-speed evolutionary computation
    Yoshikawa, M
    Imai, T
    Kodama, T
    Yamauchi, H
    Terai, H
    ELECTRICAL ENGINEERING IN JAPAN, 2004, 147 (02) : 39 - 52
  • [38] Ring voltage controlled oscillator for high-speed PLL systems
    Bistritskii S.A.
    Klyukin V.I.
    Bormontov E.N.
    Russian Microelectronics, 2014, 43 (07) : 472 - 476
  • [39] High-speed PLL chips ease transition to faster processors
    Bindra, A
    ELECTRONIC DESIGN, 1998, 46 (20) : 76 - +
  • [40] A power scalable PLL frequency synthesizer for high-speed Δ–Σ ADC
    韩思扬
    池保勇
    张欣旺
    王志华
    Journal of Semiconductors, 2014, (08) : 132 - 137