A DIFFERENTIAL PLL ARCHITECTURE FOR HIGH-SPEED DATA RECOVERY

被引：0
|
作者：
CO, RS
LIANG, JC
OUYANG, KW
机构：
来源：
PROCEEDINGS OF THE IEEE 1989 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 1989年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：137 / 140
页数：4
相关论文
共 50 条
  • [21] Minimizing Differential Crosstalk of Vias for High-speed Data Transmission
    Aihara, Kunia
    Buan, Jeremy
    Nagao, Adam
    Takada, Toshiyuki
    Huang, Ching-Chao
    2014 IEEE 23RD CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS, 2014, : 191 - 194
  • [22] A novel architecture of recovered data comparison for high speed clock and data recovery
    Gao, S
    Li, F
    Wang, ZG
    Cui, HL
    Noise in Communication Systems, 2005, 5847 : 179 - 187
  • [23] A parallel architecture of interpolated timing recovery for high-speed data transfer rate and wide capture-range
    Higashino, Satoru
    Kobayashi, Shoei
    Yamagami, Tamotsu
    OPTICAL DATA STORAGE 2007, 2007, 6620
  • [24] Hybrid Big Data Architecture for High-Speed Log Anomaly Detection
    Nupairoj, Natawut
    Tangsatjatham, Pittayut
    JOURNAL OF INTERNET TECHNOLOGY, 2017, 18 (07): : 1681 - 1688
  • [25] A/D Converter Circuit and Architecture Design for High-Speed Data Communication
    Murmann, Boris
    2013 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2013,
  • [26] High-speed bulk data transfer architecture for Gbit/s throughput
    Kotabe, S
    Hashimoto, M
    Hagimoto, K
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART I-COMMUNICATIONS, 2003, 86 (11): : 57 - 65
  • [27] A reconfigurable 8 GOP ASIC architecture for high-speed data communications
    Grayver, E
    Daneshrad, B
    IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 2000, 18 (11) : 2161 - 2171
  • [28] A new I/O interface architecture for high-speed data communication
    Gan, Q
    Ammar, R
    Abdallah, M
    IEEE INTERNATIONAL SYMPOSIUM ON COMPUTERS AND COMMUNICATIONS, PROCEEDINGS, 1999, : 216 - 225
  • [29] Hybrid Big Data Architecture for High-Speed Log Anomaly Detection
    Tangsatjatham, Pittayut
    Nupairoj, Natawut
    2016 13TH INTERNATIONAL JOINT CONFERENCE ON COMPUTER SCIENCE AND SOFTWARE ENGINEERING (JCSSE), 2016, : 538 - 543
  • [30] A power scalable PLL frequency synthesizer for high-speed Δ–Σ ADC
    韩思扬
    池保勇
    张欣旺
    王志华
    Journal of Semiconductors, 2014, 35 (08) : 132 - 137
12345