Novel through-silicon vias for enhanced signal integrity in 3D integrated systems

被引：0
|
作者：
Fang Runiu [1 ]
Sun Xin [2 ]
Miao Min [3 ]
Jin Yufeng [1 ,4 ]
机构：
[1] Peking Univ, Natl Key Lab Sci & Technol Micro Nano Fabricat, Beijing 100871, Peoples R China
[2] China Elect Technol Grp Corp, Acad Informat Sci Innovat, Beijing 100016, Peoples R China
[3] Beijing Informat Sci & Technol Univ, Inst Informat Microsyst, Beijing 100010, Peoples R China
[4] Peking Univ, Shenzhen Grad Sch, Shenzhen 518055, Peoples R China
来源：
JOURNAL OF SEMICONDUCTORS | 2016年 / 37卷 / 10期
基金：
中国国家自然科学基金;
关键词：
through-silicon-vias; crosstalk; MOS capacitance; Poisson's equation;
D O I：
10.1088/1674-4926/37/10/106002
中图分类号：
O469 [凝聚态物理学];
学科分类号：
070205 ;
摘要：
In this paper, a new type of through-silicon via (TSV) for via-first process namely bare TSV, is proposed and analyzed with the aim of mitigating noise coupling problems in 3D integrated systems for advanced technology nodes. The bare TSVs have no insulation layers, and are divided into two types: bare signal TSVs and bare ground TSVs. First, by solving Poisson's equation for cylindrical P-N junctions, the bare signal TSVs are shown to be equivalent to conventional signal TSVs according to the simulation results. Then the bare ground TSV is proved to have improved noise-absorption capability when compared with a conventional ground TSV. Also, the proposed bare TSVs offer more advantages to circuits than other noise isolation methods, because the original circuit design, routing and placement can be retained after the application of the bare TSVs.
引用
收藏
页数：6
相关论文
共 50 条
  • [41] An efficient method for comprehensive modeling and parasitic extraction of cylindrical through-silicon vias in 3D ICs
    姚蔷
    叶佐昌
    喻文健
    Journal of Semiconductors, 2015, 36 (08) : 154 - 160
  • [42] Modeling and Characterization of Polymer-embedded Through-Silicon Vias (TSVs) in 3-D Integrated Circuits
    Qu, Chenbing
    Zhu, Zhangming
    Yang, Yintang
    Ding, Ruixue
    Liu, Xiaoxian
    Lu, Qijun
    Yin, Xiangkun
    2017 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2017,
  • [43] Development and Prospect of Coaxial Through-Silicon Via in 3D Integrated Circuits
    Junkai Ma
    Guangbao Shan
    Guoliang Li
    Zheng Liu
    Weihua Fan
    2023 24TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2023,
  • [44] Study of the protrusion of through-silicon vias in dual annealing-CMP processes for 3D integration
    Liu, Tianjian
    Wang, Shizhao
    Dong, Fang
    Xi, Yang
    Zhang, Yunpeng
    He, Tao
    Sun, Xiang
    Liu, Sheng
    MICROSYSTEMS & NANOENGINEERING, 2025, 11 (01):
  • [45] 3D Wafer Level Packaging: Processes and Materials for Through-Silicon Vias and Thin Die Embedding
    Soussan, Philippe
    Tezcan, Deniz Sabuncuoglu
    Iker, Francois
    Ruythooren, Wouter
    Majeed, Bivragh
    Swinnen, Bart
    Ruytooren, Wouter
    Beyne, Eric
    MATERIALS AND TECHNOLOGIES FOR 3-D INTEGRATION, 2009, 1112 : 43 - 53
  • [46] High-aspect ratio through-silicon vias for the integration of microfluidic cooling with 3D microsystems
    Oh, Hanju
    Gu, Ja Myung
    Hong, Sang Jeen
    May, Gary S.
    Bakir, Muhannad S.
    MICROELECTRONIC ENGINEERING, 2015, 142 : 30 - 35
  • [47] Compact Modelling of Through-Silicon Vias (TSVs) in Three-Dimensional (3-D) Integrated Circuits
    Weerasekera, Roshan
    Grange, Matt
    Pamunuwa, Dinesh
    Tenhunen, Hannu
    Zheng, Li-Rong
    2009 IEEE INTERNATIONAL CONFERENCE ON 3D SYSTEMS INTEGRATION, 2009, : 322 - +
  • [48] Reliable Through Silicon Vias for 3D Silicon Applications
    Shapiro, M.
    Interrante, M.
    Andry, P.
    Dang, B.
    Tsang, C.
    Liptak, R.
    Griffith, J.
    Sprogis, E.
    Guerin, L.
    Truong, V.
    Berger, D.
    Knickerbocker, J.
    PROCEEDINGS OF THE 2009 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2009, : 63 - +
  • [49] Integrated Process for Defect-Free Copper Plating and Chemical-Mechanical Polishing of Through-Silicon Vias for 3D Interconnects
    Malta, Dean
    Gregory, Christopher
    Temple, Dorota
    Knutson, Trevor
    Wang, Chen
    Richardson, Thomas
    Zhang, Yun
    Rhoades, Robert
    2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, : 1769 - 1775
  • [50] A Silicon Interposer With an Integrated SrTiO3 Thin Film Decoupling Capacitor and Through-Silicon Vias
    Shibuya, Akinobu
    Ouchi, Akira
    Takemura, Koichi
    IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2010, 33 (03): : 582 - 587
12345