Novel through-silicon vias for enhanced signal integrity in 3D integrated systems

被引：0

作者：

Fang Runiu ^{[1
]}

Sun Xin ^{[2
]}

Miao Min ^{[3
]}

Jin Yufeng ^{[1
,4
]}

机构：

[1] Peking Univ, Natl Key Lab Sci & Technol Micro Nano Fabricat, Beijing 100871, Peoples R China

[2] China Elect Technol Grp Corp, Acad Informat Sci Innovat, Beijing 100016, Peoples R China

[3] Beijing Informat Sci & Technol Univ, Inst Informat Microsyst, Beijing 100010, Peoples R China

[4] Peking Univ, Shenzhen Grad Sch, Shenzhen 518055, Peoples R China

来源：

JOURNAL OF SEMICONDUCTORS | 2016年 / 37卷 / 10期

基金：

中国国家自然科学基金;

关键词：

through-silicon-vias; crosstalk; MOS capacitance; Poisson's equation;

D O I：

10.1088/1674-4926/37/10/106002

中图分类号：

O469 [凝聚态物理学];

学科分类号：

070205 ;

摘要：

In this paper, a new type of through-silicon via (TSV) for via-first process namely bare TSV, is proposed and analyzed with the aim of mitigating noise coupling problems in 3D integrated systems for advanced technology nodes. The bare TSVs have no insulation layers, and are divided into two types: bare signal TSVs and bare ground TSVs. First, by solving Poisson's equation for cylindrical P-N junctions, the bare signal TSVs are shown to be equivalent to conventional signal TSVs according to the simulation results. Then the bare ground TSV is proved to have improved noise-absorption capability when compared with a conventional ground TSV. Also, the proposed bare TSVs offer more advantages to circuits than other noise isolation methods, because the original circuit design, routing and placement can be retained after the application of the bare TSVs.

引用

页数：6

共 50 条

[21] Effects of Copper Plasticity on the Induction of Stress in Silicon from Copper Through-Silicon Vias (TSVs) for 3D Integrated Circuits
Benjamin Backes
Colin McDonough
Larry Smith
Wei Wang
Robert E. Geer
Journal of Electronic Testing, 2012, 28 : 53 - 62
[22] Effect of Scaling Copper Through-Silicon Vias on Stress and Reliability for 3D Interconnects
Spinella, Laura
Park, Miseok
Im, Jang-Hi
Ho, Paul
Tamura, Nobumichi
Jiang, Tengfei
2016 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE / ADVANCED METALLIZATION CONFERENCE (IITC/AMC), 2016, : 80 - 82
[23] Electrical modeling and characterization of through-silicon vias (TSVs) for 3-D integrated circuits
Savidis, Ioannis
Alam, Syed M.
Jain, Ankur
Pozder, Scott
Jones, Robert E.
Chatterjee, Ritwik
MICROELECTRONICS JOURNAL, 2010, 41 (01) : 9 - 16
[24] Influence of Copper Pumping on Integrity and Stress of Through-Silicon Vias
Su, Fei
Pan, Xiaoxu
Huang, Pengfei
Guan, Yong
Chen, Jing
Ma, Shenglin
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2016, 6 (08): : 1221 - 1225
[25] Combined Symbol Error Correction and Spare Through-Silicon Vias for 3D Memories
Garcia-Herrero, Francisco
Sanchez-Macian, Alfonso
Maestro, Juan Antonio
IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2021, 9 (04) : 2139 - 2145
[26] System-in-package integration of passives using 3D through-silicon vias
Roozeboom, F.
Dekkers, W.
Lamy, Y.
Klootwijk, J. H.
van Grunsven, E.
Kim, H. -D.
SOLID STATE TECHNOLOGY, 2008, 51 (05) : 38 - +
[27] Reliability testing of through-silicon vias for high-current 3D applications
Wright, Steven L.
Andry, Paul S.
Sprogis, Edmund
Dang, Bing
Polastre, Robert J.
58TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, PROCEEDINGS, 2008, : 879 - +
[28] Impact of Barrier Integrity on Liner Reliability in 3D Through Silicon Vias
Li, Yunlong
Civale, Yann
Oba, Yoshiyuki
Cockburn, Andrew
Park, Jin Hee
Beyne, Eric
De Wolf, Ingrid
Croes, Kristof
2013 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2013,
[29] 3-D Integration and Through-Silicon Vias in MEMS and Microsensors
Wang, Zheyao
JOURNAL OF MICROELECTROMECHANICAL SYSTEMS, 2015, 24 (05) : 1211 - 1244
[30] Novel TEM applications to characterize through-silicon vias
Chen, S. Y.
Lin, C. C.
Hsieh, C. L.
Proceedings of the 2016 IEEE 23rd International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA), 2016, : 144 - 147

← 1 2 3 4 5 →