Novel through-silicon vias for enhanced signal integrity in 3D integrated systems

被引：0
|
作者：
Fang Runiu [1 ]
Sun Xin [2 ]
Miao Min [3 ]
Jin Yufeng [1 ,4 ]
机构：
[1] Peking Univ, Natl Key Lab Sci & Technol Micro Nano Fabricat, Beijing 100871, Peoples R China
[2] China Elect Technol Grp Corp, Acad Informat Sci Innovat, Beijing 100016, Peoples R China
[3] Beijing Informat Sci & Technol Univ, Inst Informat Microsyst, Beijing 100010, Peoples R China
[4] Peking Univ, Shenzhen Grad Sch, Shenzhen 518055, Peoples R China
来源：
JOURNAL OF SEMICONDUCTORS | 2016年 / 37卷 / 10期
基金：
中国国家自然科学基金;
关键词：
through-silicon-vias; crosstalk; MOS capacitance; Poisson's equation;
D O I：
10.1088/1674-4926/37/10/106002
中图分类号：
O469 [凝聚态物理学];
学科分类号：
070205 ;
摘要：
In this paper, a new type of through-silicon via (TSV) for via-first process namely bare TSV, is proposed and analyzed with the aim of mitigating noise coupling problems in 3D integrated systems for advanced technology nodes. The bare TSVs have no insulation layers, and are divided into two types: bare signal TSVs and bare ground TSVs. First, by solving Poisson's equation for cylindrical P-N junctions, the bare signal TSVs are shown to be equivalent to conventional signal TSVs according to the simulation results. Then the bare ground TSV is proved to have improved noise-absorption capability when compared with a conventional ground TSV. Also, the proposed bare TSVs offer more advantages to circuits than other noise isolation methods, because the original circuit design, routing and placement can be retained after the application of the bare TSVs.
引用
收藏
页数：6
相关论文
共 50 条
  • [1] Novel through-silicon vias for enhanced signal integrity in 3D integrated systems
    方孺牛
    孙新
    缪旻
    金玉丰
    Journal of Semiconductors, 2016, 37 (10) : 97 - 102
  • [2] Novel through-silicon vias for enhanced signal integrity in 3D integrated systems附视频
    方孺牛
    孙新
    缪旻
    金玉丰
    Journal of Semiconductors, 2016, (10) : 97 - 102
  • [3] Electrical Characterization Method to Study Barrier Integrity in 3D Through-Silicon Vias
    Li, Y. -L.
    Velenis, D.
    Kauerauf, T.
    Stucchi, M.
    Civale, Y.
    Redolfi, A.
    Croes, K.
    2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 304 - 308
  • [4] Clock Mesh Network Design with Through-Silicon Vias in 3D Integrated Circuits
    Cho, Kyungin
    Jang, Cheoljon
    Chong, Jong-wha
    ETRI JOURNAL, 2014, 36 (06) : 931 - 941
  • [5] Testing 3D Chips Containing Through-Silicon Vias
    Marinissen, Erik Jan
    Zorian, Yervant
    ITC: 2009 INTERNATIONAL TEST CONFERENCE, 2009, : 569 - +
  • [6] Through-Silicon Vias and 3D Inductors for RF Applications
    Ebefors, Thorbjorn
    Oberhammer, Joachim
    MICROWAVE JOURNAL, 2014, 57 (02) : 80 - +
  • [7] Inspection and metrology for through-silicon vias and 3D integration
    Rudack, Andrew C.
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXVI, PTS 1 AND 2, 2012, 8324
  • [8] Thermomechanical Reliability of Through-Silicon Vias in 3D Interconnects
    Lu, Kuan-Hsun
    Ryu, Suk-Kyu
    Im, Jay
    Huang, Rui
    Ho, Paul S.
    2011 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2011,
  • [9] A Silicon Platform With Through-Silicon Vias for Heterogeneous RF 3D Modules
    Bar, Pierre
    Joblot, Sylvain
    Coudrain, Perceval
    Carpentier, Jean-Francois
    Reig, Bruno
    Fuchs, Christine
    Ferrandon, Christine
    Charbonnier, Jean
    Sibuet, Henri
    2011 6TH EUROPEAN MICROWAVE INTEGRATED CIRCUIT CONFERENCE, 2011, : 612 - 615
  • [10] A Silicon Platform With Through-Silicon Vias for Heterogeneous RF 3D Modules
    Bar, Pierre
    Joblot, Sylvain
    Coudrain, Perceval
    Carpentier, Jean-Francois
    Reig, Bruno
    Fuchs, Christine
    Ferrandon, Christine
    Charbonnier, Jean
    Sibuet, Henri
    2011 41ST EUROPEAN MICROWAVE CONFERENCE, 2011, : 1173 - 1176
12345