VARIABLE CLOCK RATE ADC

被引：0

作者：

LIPOMA, PC ^{[1
]}

机构：

[1] LOCKHEED ELECTR CO INC,HOUSTON,TX 77058

来源：

COMPUTER DESIGN | 1981年 / 20卷 / 01期

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

页码：149 / 149

页数：1

共 50 条

[41] 4-6 bit variable resolution ADC
Varshney, Saloni
Goswami, Manish
Singh, B. R.
2013 INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED), 2013, : 72 - 76
[42] A space vector modulator with variable clock frequency
Attaianese, C.
Capraro, D.
Tomasso, G.
Proceedings of the Universities Power Engineering Conference, 2000,
[43] A Novel Low Power, Variable Resolution Pipelined ADC
Kumar, A. Mahesh
Veeramachaneni, Sreehari
Srinivas, M. B.
IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2009, : 183 - +
[44] Reduction of Noise Using Continuously Changing Variable Clock and Clock Gating for IC Chips
Bhowmik, Suman
Deb, Debajit
Pradhan, Sambhu Nath
Bhattacharyya, Bidyut K.
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2016, 6 (06): : 886 - 896
[45] Filter cutoff tracks ADC conversion rate
Hoskins, KR
EDN, 1997, 42 (24) : 100 - 100
[46] INCREASE SEQUENCE GENERATORS CLOCK RATE
SHANER, R
LUBS, S
EDN, 1987, 32 (11) : 213 - 213
[47] MULTICLOCK GAL DOUBLES CLOCK RATE
MARENA, T
EDN, 1991, 36 (25) : 195 - 196
[48] ADULT AGE AND THE RATE OF AN INTERNAL CLOCK
SALTHOUSE, TA
WRIGHT, R
ELLIS, CL
JOURNALS OF GERONTOLOGY, 1979, 34 (01): : 53 - 57
[49] Dynamic IPC clock rate optimization
Albonesi, DH
25TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, 1998, : 282 - 292
[50] RATE OF A MOVING CLOCK IN GENERAL RELATIVITY
MARKLEY, FL
LETTERE AL NUOVO CIMENTO, 1973, 7 (04): : 133 - 134