共 50 条
- [21] A clock circuit for high speed and high resolution pipeline ADC 2014 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2014,
- [22] Clock compression for SAR ADC array with Gaussian input vector 2021 IEEE INTERNATIONAL CONFERENCE ON MICROWAVES, ANTENNAS, COMMUNICATIONS AND ELECTRONIC SYSTEMS (COMCAS), 2021, : 157 - 162
- [23] A promising optoelectronic clock solution for time-interleaved ADC INTERNATIONAL JOURNAL ON SMART SENSING AND INTELLIGENT SYSTEMS, 2014, 7 (05):
- [24] ADC Clock Jitter Measurement and Correction Using a Stochastic TDC PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 1007 - 1010
- [25] Maximal Entropy Reduction Algorithm for SAR ADC Clock Compression 2019 IEEE INTERNATIONAL CONFERENCE ON MICROWAVES, ANTENNAS, COMMUNICATIONS AND ELECTRONIC SYSTEMS (COMCAS), 2019,
- [26] High Spectral Purity Clock for High Speed ADC and DAC 2023 IEEE WIRELESS ANTENNA AND MICROWAVE SYMPOSIUM, WAMS, 2023,
- [27] A Stable Clock Synchronization Based on Clock Drift Rate 2008 IFIP INTERNATIONAL CONFERENCE ON NETWORK AND PARALLEL COMPUTING, PROCEEDINGS, 2008, : 204 - 209
- [28] Design of Low Power SAR ADC using Clock Retiming 2018 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2018, : 181 - 186
- [29] A Novel Clock circuit used in Time-Interleaved ADC PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON MATERIAL, MECHANICAL AND MANUFACTURING ENGINEERING, 2015, 27 : 930 - 933
- [30] A Level Crossing ADC with Variable Symtem Hysteresis PROCEEDINGS OF THE 2019 31ST CHINESE CONTROL AND DECISION CONFERENCE (CCDC 2019), 2019, : 1038 - 1042