VARIABLE CLOCK RATE ADC

被引：0

作者：

LIPOMA, PC ^{[1
]}

机构：

[1] LOCKHEED ELECTR CO INC,HOUSTON,TX 77058

来源：

COMPUTER DESIGN | 1981年 / 20卷 / 01期

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

页码：149 / 149

页数：1

共 50 条

[31] A Mostly-Digital Variable-Rate Continuous-Time Delta-Sigma Modulator ADC
Taylor, Gerry
Galton, Ian
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (12) : 2634 - 2646
[32] Rate of an atomic clock in motion
Ives, HE
NATURE, 1938, 141 : 551 - 551
[33] CLOCK RATE LIMIT CIRCUIT
FARIS, S
ELECTRONIC ENGINEER, 1970, 29 (06): : 109 - &
[34] RATE DIFFERENCE BETWEEN A CLOCK IN AN ARTIFICIAL SATELLITE AND A CLOCK ON EARTH
REFSDAL, S
PHYSICAL REVIEW, 1962, 127 (03): : 977 - &
[35] Performance Bounds of ADC-Based Receivers Due to Clock Jitter
Tyagi, Kshitiz
Razavi, Behzad
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2023, 70 (05) : 1749 - 1753
[36] Clock Jitter Estimation and Suppression in OFDM Systems Employing Bandpass ΣΔ ADC
Putra, Bakti Darma
Fettweis, Gerhard
SPAWC: 2009 IEEE 10TH WORKSHOP ON SIGNAL PROCESSING ADVANCES IN WIRELESS COMMUNICATIONS, 2009, : 623 - 627
[37] Direct Digital Synthesizer Based Clock Source for ADC Sampled System
Tung, Desmond
Mohd-Mokhtar, Rosmiwati
8TH INTERNATIONAL CONFERENCE ON ROBOTIC, VISION, SIGNAL PROCESSING & POWER APPLICATIONS: INNOVATION EXCELLENCE TOWARDS HUMANISTIC TECHNOLOGY, 2014, 291 : 435 - 445
[38] Low Jitter Clock Driver for High-performance Pipeline ADC
Chen, Yun
Fan, Chaojie
Zhou, Jianjun
2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
[39] Path delay testing: Variable-clock versus rated-clock
Majumder, S
Agrawal, VD
Bushnell, ML
ELEVENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 470 - 475
[40] A clock and data recovery PLL for variable bit rate NRZ data using adaptive phase frequency detector
Idei, GJ
Kunieda, H
IEICE TRANSACTIONS ON ELECTRONICS, 2004, E87C (06): : 956 - 963

← 1 2 3 4 5 →