PARTITIONING OF SEPARATING EDGES - NEW APPROACH TO COMBINATIONAL LOGIC DESIGN

被引：0
|
作者：
STOFFERS, KE [1 ]
机构：
[1] CALIF STATE UNIV SACRAMENTO, DEPT ELECT & ELECTR ENGN, SACRAMENTO, CA 95819 USA
来源：
IEEE TRANSACTIONS ON COMPUTERS | 1977年 / 26卷 / 08期
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：833 / 836
页数：4
相关论文
共 50 条
  • [41] Fuzzy logic and green design: A new approach
    Hersh, MA
    Hamburg, I
    COMPUTATIONAL INTELLIGENCE FOR MODELLING, CONTROL & AUTOMATION - EVOLUTIONARY COMPUTATION & FUZZY LOGIC FOR INTELLIGENT CONTROL, KNOWLEDGE ACQUISITION & INFORMATION RETRIEVAL, 1999, 55 : 366 - 371
  • [42] Logic Complement, a New Method of Checking the Combinational Circuits
    M. Gessel
    A. V. Morozov
    V. V. Sapozhnikov
    Vl. V. Sapozhnikov
    Automation and Remote Control, 2003, 64 : 153 - 161
  • [43] A New Combinational Logic Minimization Technique with Applications to Cryptology
    Boyar, Joan
    Peralta, Rene
    EXPERIMENTAL ALGORITHMS, PROCEEDINGS, 2010, 6049 : 178 - +
  • [44] A new test generation algorithm for combinational logic circuits
    Liu, XD
    Sun, SH
    ISTM/2001: 4TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1 AND 2, CONFERENCE PROCEEDINGS, 2001, : 953 - 957
  • [45] Logic complement, a new method of checking the combinational circuits
    Gessel, M
    Morozov, AV
    Sapozhnikov, VV
    Sapozhnikov, VV
    AUTOMATION AND REMOTE CONTROL, 2003, 64 (01) : 153 - 161
  • [46] Design of Subthreshold Adiabatic Logic based Combinational and Sequential Circuits
    Kalyani, P.
    Kumar, P. Satish
    Sekhar, P. Chandra
    2017 INTERNATIONAL CONFERENCE ON EMERGING TRENDS & INNOVATION IN ICT (ICEI), 2017, : 9 - 14
  • [47] A Novel Efficient Mutation for Evolutionary Design of Combinational Logic Circuits
    Manfrini, Francisco A. L.
    Bernardino, Heder S.
    Barbosa, Helio J. C.
    PARALLEL PROBLEM SOLVING FROM NATURE - PPSN XIV, 2016, 9921 : 665 - 674
  • [48] Clock-delayed domino for adder and combinational logic design
    Yee, G
    Sechen, C
    INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1996, : 332 - 337
  • [49] Automated design of combinational logic circuits using the Ant System
    Coello, CAC
    Gutiérrez, RLZ
    García, BM
    Aguirre, AH
    ENGINEERING OPTIMIZATION, 2002, 34 (02) : 109 - 127
  • [50] Use of particle swarm optimization to design combinational logic circuits
    Coello, CAC
    Luna, EH
    Aguirre, AH
    EVOLVABLE SYSTEMS: FROM BIOLOGY TO HARDWARE, PROCEEDINGS, 2003, 2606 : 398 - 409
12345