PARTITIONING OF SEPARATING EDGES - NEW APPROACH TO COMBINATIONAL LOGIC DESIGN

被引:0
|
作者
STOFFERS, KE [1 ]
机构
[1] CALIF STATE UNIV SACRAMENTO, DEPT ELECT & ELECTR ENGN, SACRAMENTO, CA 95819 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
引用
收藏
页码:833 / 836
页数:4
相关论文
共 50 条
  • [31] Design of Combinational Logic Training System Using FPGA
    Sothong, Sujittra
    Chayratsami, Pornpimon
    2010 IEEE FRONTIERS IN EDUCATION CONFERENCE (FIE), 2010,
  • [32] Design of Memristor-Based Combinational Logic Circuits
    Liu, Gongzhi
    Shen, Shuhang
    Jin, Peipei
    Wang, Guangyi
    Liang, Yan
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2021, 40 (12) : 5825 - 5846
  • [33] Ant colony system for the design of combinational logic circuits
    Coello, CAC
    Zavala, RL
    García, BM
    Aguirre, AH
    EVOLVABLE SYSTEMS: FROM BIOLOGY TO HARDWARE, PROCEEDINGS, 2000, 1801 : 21 - 30
  • [34] A Quantum Variational Approach to Debugging Combinational Logic Circuits
    Demetriou, Peter
    Haupt, Conrad J.
    Nixon, Ken J.
    2021 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2021), 2021, : 422 - 427
  • [35] Multiobjective simulated annealing for design of combinational logic circuits
    He, Guoliang
    Li, Yuanxiang
    Wang, Xuan
    Zhang, Wei
    Dai, Zhifeng
    WCICA 2006: SIXTH WORLD CONGRESS ON INTELLIGENT CONTROL AND AUTOMATION, VOLS 1-12, CONFERENCE PROCEEDINGS, 2006, : 3481 - +
  • [36] Design of Memristor-Based Combinational Logic Circuits
    Gongzhi Liu
    Shuhang Shen
    Peipei Jin
    Guangyi Wang
    Yan Liang
    Circuits, Systems, and Signal Processing, 2021, 40 : 5825 - 5846
  • [37] On the Use of Evolutionary Programming for Combinational Logic Circuits Design
    Contreras-Cruz, Marco A.
    Ayala-Ramirez, Victor
    Alvarado-Velazco, Paola B.
    PROGRESS IN PATTERN RECOGNITION IMAGE ANALYSIS, COMPUTER VISION, AND APPLICATIONS, CIARP 2014, 2014, 8827 : 191 - 198
  • [38] DESIGN OF ROBUSTLY TESTABLE COMBINATIONAL LOGIC-CIRCUITS
    KUNDU, S
    REDDY, SM
    JHA, NK
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1991, 10 (08) : 1036 - 1048
  • [39] Design of combinational logic digital circuits using a mixed logic synthesis method
    Balasubramanian, P
    Narayana, MRL
    Chinnadurai, R
    IEEE: 2005 INTERNATIONAL CONFERENCE ON EMERGING TECHNOLOGIES, PROCEEDINGS, 2005, : 289 - 294
  • [40] COMPUTER-BASED DESIGN APPROACH TO PARTITIONING AND MAPPING OF COMPUTER LOGIC GRAPHS
    RUSSO, RL
    WOLFF, PK
    PROCEEDINGS OF THE INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, 1972, 60 (01): : 28 - &