PARTITIONING OF SEPARATING EDGES - NEW APPROACH TO COMBINATIONAL LOGIC DESIGN

被引：0
|
作者：
STOFFERS, KE [1 ]
机构：
[1] CALIF STATE UNIV SACRAMENTO, DEPT ELECT & ELECTR ENGN, SACRAMENTO, CA 95819 USA
来源：
IEEE TRANSACTIONS ON COMPUTERS | 1977年 / 26卷 / 08期
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：833 / 836
页数：4
相关论文
共 50 条
  • [21] Combinational logic approach for designing RNS multipliers
    Hiasat, AA
    AbdelAtyZohdy, HS
    PROCEEDINGS OF THE 39TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 1996, : 541 - 543
  • [22] A Stepwise Dimension Reduction Approach to Evolutionary Design of Relative Large Combinational Logic Circuits
    Li, Zhifang
    Luo, Wenjian
    Wang, Xufa
    EVOLVABLE SYSTEMS: FROM BIOLOGY TO HARDWARE, PROCEEDINGS, 2008, 5216 : 47 - 58
  • [23] Karnaugh Map-Aided Combinational Logic Design Approach with Bistable Molecular Reactions
    Zhang, Chuan
    Ge, Lulu
    Zhong, Zhiwei
    You, Xiaohu
    2015 IEEE INTERNATIONAL CONFERENCE ON DIGITAL SIGNAL PROCESSING (DSP), 2015, : 1288 - 1292
  • [24] Semi-custom VLSI design for RNS multipliers using combinational logic approach
    Hiasat, AA
    ICECS 96 - PROCEEDINGS OF THE THIRD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS, VOLS 1 AND 2, 1996, : 935 - 938
  • [25] A NEW APPROACH TO DESIGN OF ASYNCHRONOUS LOGIC
    LEWIN, DW
    RADIO AND ELECTRONIC ENGINEER, 1968, 36 (06): : 327 - &
  • [26] Techniques for estimation of design diversity for combinational logic circuits
    Mitra, S
    Saxena, NR
    McCluskey, EJ
    INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, 2001, : 25 - 34
  • [27] DESIGN OF FAULT DIAGNOSTIC NETWORKS FOR COMBINATIONAL LOGIC CIRCUITS
    PALIT, A
    GUPTA, AS
    BASU, MS
    CHOUDHURY, AK
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1975, 38 (01) : 25 - 32
  • [28] Evolutionary Repair for Evolutionary Design of Combinational Logic Circuits
    Zhang, Xin
    Luo, Wenjian
    2012 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION (CEC), 2012,
  • [29] Design of memristor-based combinational logic circuits
    Tao, Zeheng
    Wang, Lei
    Sun, Chuanyang
    Wan, Xiang
    Liu, Xiaoyan
    Cai, Zhikuang
    Lian, Xiaojuan
    IEICE ELECTRONICS EXPRESS, 2024, 21 (03):
  • [30] Design and training for combinational neural-logic systems
    Lam, H. K.
    Leung, Frank H. F.
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2007, 54 (01) : 612 - 619
12345