Techniques for estimation of design diversity for combinational logic circuits

被引:3
|
作者
Mitra, S [1 ]
Saxena, NR [1 ]
McCluskey, EJ [1 ]
机构
[1] Stanford Univ, Ctr Reliable Comp, Dept Elect Engn, Stanford, CA 94305 USA
关键词
D O I
10.1109/DSN.2001.941387
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Design diversity has long been used to protect redundant systems against common-mode failures. The conventional notion of diversity relies on "independent" generation of "different" implementations of the same logic function. This concept is qualitative and does not provide a basis to compare the reliabilities of two diverse systems. In a recent paper, we presented a metric to quantify diversity among several designs. The problem of calculating the diversity metric is NP-complete and can be of exponential complexity. In this paper, we present techniques to estimate the value of the design diversity metric. For datapath designs, we have formulated very fast techniques to calculate the value of the metric by exploiting the regularity in the datapath structures. For general combinational logic circuits, we present an adaptive Monte-Carlo simulation technique for estimating bounds on the value of the metric. The adaptive Monte-Carlo simulation technique provides accurate estimates of the design diversity metric; the number of simulations used to reach this estimate is polynomial (instead of exponential) in the number of circuit inputs. Moreover, the number of simulations can be tuned depending on the desired accuracy.
引用
收藏
页码:25 / 34
页数:6
相关论文
共 50 条
  • [1] Efficient design diversity estimation for combinational circuits
    Mitra, S
    Saxena, NR
    McCluskey, EJ
    IEEE TRANSACTIONS ON COMPUTERS, 2004, 53 (11) : 1483 - 1492
  • [2] Evolutionary multiobjective design of combinational logic circuits
    Coello, CAC
    Aguirre, AH
    Buckles, BP
    SECOND NASA/DOD WORKSHOP ON EVOLVABLE HARDWARE, PROCEEDINGS, 2000, : 161 - 170
  • [3] DESIGN OF FAULT DIAGNOSTIC NETWORKS FOR COMBINATIONAL LOGIC CIRCUITS
    PALIT, A
    GUPTA, AS
    BASU, MS
    CHOUDHURY, AK
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1975, 38 (01) : 25 - 32
  • [4] Evolutionary Repair for Evolutionary Design of Combinational Logic Circuits
    Zhang, Xin
    Luo, Wenjian
    2012 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION (CEC), 2012,
  • [5] Design of memristor-based combinational logic circuits
    Tao, Zeheng
    Wang, Lei
    Sun, Chuanyang
    Wan, Xiang
    Liu, Xiaoyan
    Cai, Zhikuang
    Lian, Xiaojuan
    IEICE ELECTRONICS EXPRESS, 2024, 21 (03):
  • [6] Ant colony system for the design of combinational logic circuits
    Coello, CAC
    Zavala, RL
    García, BM
    Aguirre, AH
    EVOLVABLE SYSTEMS: FROM BIOLOGY TO HARDWARE, PROCEEDINGS, 2000, 1801 : 21 - 30
  • [7] Design of Memristor-Based Combinational Logic Circuits
    Liu, Gongzhi
    Shen, Shuhang
    Jin, Peipei
    Wang, Guangyi
    Liang, Yan
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2021, 40 (12) : 5825 - 5846
  • [8] Multiobjective simulated annealing for design of combinational logic circuits
    He, Guoliang
    Li, Yuanxiang
    Wang, Xuan
    Zhang, Wei
    Dai, Zhifeng
    WCICA 2006: SIXTH WORLD CONGRESS ON INTELLIGENT CONTROL AND AUTOMATION, VOLS 1-12, CONFERENCE PROCEEDINGS, 2006, : 3481 - +
  • [9] Design of Memristor-Based Combinational Logic Circuits
    Gongzhi Liu
    Shuhang Shen
    Peipei Jin
    Guangyi Wang
    Yan Liang
    Circuits, Systems, and Signal Processing, 2021, 40 : 5825 - 5846
  • [10] On the Use of Evolutionary Programming for Combinational Logic Circuits Design
    Contreras-Cruz, Marco A.
    Ayala-Ramirez, Victor
    Alvarado-Velazco, Paola B.
    PROGRESS IN PATTERN RECOGNITION IMAGE ANALYSIS, COMPUTER VISION, AND APPLICATIONS, CIARP 2014, 2014, 8827 : 191 - 198