Techniques for estimation of design diversity for combinational logic circuits

被引:3
|
作者
Mitra, S [1 ]
Saxena, NR [1 ]
McCluskey, EJ [1 ]
机构
[1] Stanford Univ, Ctr Reliable Comp, Dept Elect Engn, Stanford, CA 94305 USA
关键词
D O I
10.1109/DSN.2001.941387
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Design diversity has long been used to protect redundant systems against common-mode failures. The conventional notion of diversity relies on "independent" generation of "different" implementations of the same logic function. This concept is qualitative and does not provide a basis to compare the reliabilities of two diverse systems. In a recent paper, we presented a metric to quantify diversity among several designs. The problem of calculating the diversity metric is NP-complete and can be of exponential complexity. In this paper, we present techniques to estimate the value of the design diversity metric. For datapath designs, we have formulated very fast techniques to calculate the value of the metric by exploiting the regularity in the datapath structures. For general combinational logic circuits, we present an adaptive Monte-Carlo simulation technique for estimating bounds on the value of the metric. The adaptive Monte-Carlo simulation technique provides accurate estimates of the design diversity metric; the number of simulations used to reach this estimate is polynomial (instead of exponential) in the number of circuit inputs. Moreover, the number of simulations can be tuned depending on the desired accuracy.
引用
收藏
页码:25 / 34
页数:6
相关论文
共 50 条
  • [31] Combinational logical circuits into ternary logic
    Degeratu, Vasile
    Degeratu, Stefania
    Schiopu, Paul
    Schiopu, Carmen
    ADVANCED TOPICS IN OPTOELECTRONICS, MICROELECTRONICS, AND NANOTECHNOLOGIES IV, 2009, 7297
  • [32] FAULT MASKING IN COMBINATIONAL LOGIC CIRCUITS
    DIAS, FJO
    IEEE TRANSACTIONS ON COMPUTERS, 1975, C 24 (05) : 476 - 482
  • [33] Comparing different serial and parallel heuristics to design combinational logic circuits
    Coello, CAC
    Alba, E
    Luque, G
    Aguirre, AH
    2003 NASA/DOD CONFERENCE ON EVOLVABLE HARDWARE, 2003, : 3 - 12
  • [34] Estimation of average switching activity in combinational logic circuits using symbolic simulation
    Monteiro, J
    Devadas, S
    Ghosh, A
    Keutzer, K
    White, J
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (01) : 121 - 127
  • [35] Application of local design-for-reliability techniques for reducing wear-out degradation of CMOS combinational logic circuits
    Xuan, XD
    Chatterjee, A
    Singh, AD
    ETS 2004: NINTH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS, 2004, : 24 - 29
  • [36] Design of Ternary Logic Combinational Circuits Based on Quantum Dot Gate FETs
    Karmakar, Supriya
    Chandy, John A.
    Jain, Faquir C.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (05) : 793 - 806
  • [37] Comparative study of serial and parallel heuristics used to design combinational logic circuits
    Alba, Enrique
    Luque, Gabriel
    Coello Coello, Carlos A.
    Hernandez Lunat, Erika
    OPTIMIZATION METHODS & SOFTWARE, 2007, 22 (03): : 485 - 509
  • [38] Checking combinational circuits by the method of logic complement
    Goessel, M
    Morozov, AV
    Sapozhnikov, VV
    Sapozhaikov, VV
    AUTOMATION AND REMOTE CONTROL, 2005, 66 (08) : 1336 - 1346
  • [39] MULTIPLE FAULT DETECTION FOR COMBINATIONAL LOGIC CIRCUITS
    YAU, SS
    YANG, SC
    IEEE TRANSACTIONS ON COMPUTERS, 1975, C 24 (03) : 233 - 242
  • [40] WIDTH AND DEPTH OF COMBINATIONAL LOGIC-CIRCUITS
    YASUURA, H
    INFORMATION PROCESSING LETTERS, 1981, 13 (4-5) : 191 - 194