Design of Ternary Logic Combinational Circuits Based on Quantum Dot Gate FETs

被引：68

作者：

Karmakar, Supriya ^{[1
,2
]}

Chandy, John A. ^{[1
]}

Jain, Faquir C. ^{[1
]}

机构：

[1] Univ Connecticut, Dept Elect & Comp Engn, Storrs, CT 06269 USA

[2] Intel Corp, Hillsboro, OR 97124 USA

来源：

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS | 2013年 / 21卷 / 05期

关键词：

Integrated circuit; quantum dot gate field effect transistor (QDGFET); ternary logic; VLSI; NEGATIVE DIFFERENTIAL RESISTANCE; RESONANT-TUNNELING TRANSISTOR; PERFORMANCE; FABRICATION; MODFET; HEMT; WELL;

D O I：

10.1109/TVLSI.2012.2198248

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, we discuss logic circuit designs using the circuit model of three-state quantum dot gate field effect transistors (QDGFETs). QDGFETs produce one intermediate state between the two normal stable ON and OFF states due to a change in the threshold voltage over this range. We have developed a simplified circuit model that accounts for this intermediate state. Interesting logic can be implemented using QDGFETs. In this paper, we discuss the designs of various two-input three-state QDGFET gates, including NAND- and NOR-like operations and their application in different combinational circuits like decoder, multiplier, adder, and so on. Increased number of states in three-state QDGFETs will increase the number of bit-handling capability of this device and will help us to handle more number of bits at a time with less circuit elements.

引用

页码：793 / 806

页数：14

共 50 条

[1] Ternary Logic Gates Using Quantum Dot Gate FETs (QDGFETs)
Supriya Karmakar
Silicon, 2014, 6 : 169 - 178
[2] Ternary Logic Gates Using Quantum Dot Gate FETs (QDGFETs)
Karmakar, Supriya
SILICON, 2014, 6 (03) : 169 - 178
[3] Application of quantum dot gate FETs (QDGFETs) in ternary logic image inversion
Supriya Karmakar
Analog Integrated Circuits and Signal Processing, 2016, 87 : 65 - 72
[4] Application of quantum dot gate FETs (QDGFETs) in ternary logic image inversion
Karmakar, Supriya
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2016, 87 (01) : 65 - 72
[5] Ternary combinational logic gate design based on tri-valued memristors
Li, Xiao-Jing
Wang, Xiao-Yuan
Li, Pu
Iu, Herbert H. C.
Cheng, Zhi-Qun
FRONTIERS IN PHYSICS, 2023, 11
[6] Automatic design of optimal logic circuits based on ternary quantum-dot cellular automata
Janez, Miha
Bajec, Iztok Lebar
Pecar, Primoz
Jazbec, Andrej
Zimic, Nikolaj
Mraz, Miha
WSEAS Transactions on Circuits and Systems, 2008, 7 (09): : 919 - 928
[7] Combinational logical circuits into ternary logic
Degeratu, Vasile
Degeratu, Stefania
Schiopu, Paul
Schiopu, Carmen
ADVANCED TOPICS IN OPTOELECTRONICS, MICROELECTRONICS, AND NANOTECHNOLOGIES IV, 2009, 7297
[8] Majority gate based design for combinational quantum cellular automata (QCA) circuits
Rai, Suresh
PROCEEDINGS OF THE 40TH SOUTHEASTERN SYMPOSIUM ON SYSTEM THEORY, 2008, : 222 - 224
[9] An Optimal Gate Design for the Synthesis of Ternary Logic Circuits
Kim, Sunmean
Lim, Taeho
Kang, Seokhyeong
2018 23RD ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2018, : 476 - 481
[10] Design of ternary logic inverter using quantum dot gate nonvolatile memory (QDNVM)
Karmakar, Supriya
2020 IEEE 63RD INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2020, : 558 - 561

← 1 2 3 4 5 →