共 50 条
- [5] Design method for unbalanced ternary logic family based on binary memristors Nonlinear Dynamics, 2024, 112 : 7615 - 7629
- [6] A new Josephson δ-gate for ternary-valued logic ICM 2002: 14TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2002, : 251 - 255
- [7] Characteristic Analysis of Chaotic System Based on Binary-valued and Tri-valued Memristor Models Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology, 2023, 45 (12): : 4556 - 4565
- [8] Ternary logic gate and multiplier design based on binary memristor Huazhong Keji Daxue Xuebao (Ziran Kexue Ban)/Journal of Huazhong University of Science and Technology (Natural Science Edition), 2024, 52 (03): : 14 - 19and27
- [9] A Novel CNTFET-Based Ternary Logic Gate Design 2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2009, : 435 - 438
- [10] Multiple-Valued-Logic Based Combinational Building Blocks 2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 2088 - 2092