Design of Ternary Logic Combinational Circuits Based on Quantum Dot Gate FETs

被引:68
|
作者
Karmakar, Supriya [1 ,2 ]
Chandy, John A. [1 ]
Jain, Faquir C. [1 ]
机构
[1] Univ Connecticut, Dept Elect & Comp Engn, Storrs, CT 06269 USA
[2] Intel Corp, Hillsboro, OR 97124 USA
关键词
Integrated circuit; quantum dot gate field effect transistor (QDGFET); ternary logic; VLSI; NEGATIVE DIFFERENTIAL RESISTANCE; RESONANT-TUNNELING TRANSISTOR; PERFORMANCE; FABRICATION; MODFET; HEMT; WELL;
D O I
10.1109/TVLSI.2012.2198248
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we discuss logic circuit designs using the circuit model of three-state quantum dot gate field effect transistors (QDGFETs). QDGFETs produce one intermediate state between the two normal stable ON and OFF states due to a change in the threshold voltage over this range. We have developed a simplified circuit model that accounts for this intermediate state. Interesting logic can be implemented using QDGFETs. In this paper, we discuss the designs of various two-input three-state QDGFET gates, including NAND- and NOR-like operations and their application in different combinational circuits like decoder, multiplier, adder, and so on. Increased number of states in three-state QDGFETs will increase the number of bit-handling capability of this device and will help us to handle more number of bits at a time with less circuit elements.
引用
收藏
页码:793 / 806
页数:14
相关论文
共 50 条
  • [41] A review on the design of ternary logic circuits
    王晓媛
    董传涛
    吴志茹
    程知群
    Chinese Physics B, 2021, 30 (12) : 691 - 702
  • [42] 8-State SRAMS Based on Cladded GE Quantum Dot Gate FETS
    Saman, B.
    Almalki, A.
    Chandy, J.
    Heller, E.
    Jain, F.C.
    International Journal of High Speed Electronics and Systems, 2024, 33 (2-3)
  • [43] Ternary logic gate and multiplier design based on binary memristor
    Wu J.
    Zhu Y.
    Zhong Y.
    Huazhong Keji Daxue Xuebao (Ziran Kexue Ban)/Journal of Huazhong University of Science and Technology (Natural Science Edition), 2024, 52 (03): : 14 - 19and27
  • [44] A Novel CNTFET-Based Ternary Logic Gate Design
    Lin, Sheng
    Kim, Yong-Bin
    Lombardi, Fabrizio
    2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2009, : 435 - 438
  • [45] Combinational circuit design based on quantum-dot cellular automata
    Department of Computer Engineering, Kumoh National Institute of Technology, Gumi, Korea, Republic of
    Int. J. Control Autom., 6 (369-378):
  • [46] An Efficient Design Methodology for CNFET based Ternary Logic Circuits
    Vudadha, Chetan
    Phaneendra, Sai P.
    Srinivas, M. B.
    PROCEEDINGS OF 2016 IEEE INTERNATIONAL SYMPOSIUM ON NANOELECTRONIC AND INFORMATION SYSTEMS (INIS), 2016, : 278 - 283
  • [47] 2:1 Multiplexer Based Design for Ternary Logic Circuits
    Vudadha, Chetan
    Katragadda, Sowmya
    Phaneendra, Sai P.
    2013 IEEE ASIA PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS & ELECTRONICS (PRIMEASIA), 2013, : 46 - 51
  • [48] Fault Tolerant Reversible Gate Based Sequential Quantum Dot Cellular Automata Circuits: Design and Contemplation
    Singh, Rupali
    Sharma, Devendra Kumar
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2020, 15 (03) : 331 - 344
  • [49] Minority gate oriented logic design with quantum-dot cellular automata
    Roy, Samir
    Saha, Biswajit
    CELLULAR AUTOMATA, PROCEEDINGS, 2006, 4173 : 646 - 656
  • [50] Design of Parity Preserving Combinational circuits using Reversible Gate
    Sasamal, Trailokya Nath
    Mohan, Anand
    Singh, Ashutosh Kumar
    PROCEEDINGS ON 2016 2ND INTERNATIONAL CONFERENCE ON NEXT GENERATION COMPUTING TECHNOLOGIES (NGCT), 2016, : 631 - 638