Use of particle swarm optimization to design combinational logic circuits

被引:0
|
作者
Coello, CAC
Luna, EH
Aguirre, AH
机构
[1] IPN, CINVESTAV, Evolutionary Computat Grp, Dept Ing Elect,Secc Computac, Mexico City 07300, DF, Mexico
[2] CIMAT, Area Computac, Guanajuato 36240, Mexico
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
This paper presents a proposal based on binary particle swarm optimization to design combinational logic circuits at the gate-level. The proposed algorithm is validated using several examples from the literature, and is compared against a genetic algorithm (with integer representation), and against human designers who used traditional circuit design aids (e.g., Karnaugh Maps). Results indicate that particle swarm optimization may be a viable alternative to design combinational circuits at the gate-level.
引用
收藏
页码:398 / 409
页数:12
相关论文
共 50 条
  • [1] A comparative study of encodings to design combinational logic circuits using particle swarm optimization
    Coello, CAC
    Luna, EH
    Aguirre, AH
    2004 NASA/DOD CONFERENCE ON EVOLVABLE HARDWARE, PROCEEDINGS, 2004, : 71 - 78
  • [2] On the use of a population-based particle swarm optimizer to design combinational logic circuits
    Luna, EH
    Coello, CAC
    Aguirre, AH
    2004 NASA/DOD CONFERENCE ON EVOLVABLE HARDWARE, PROCEEDINGS, 2004, : 183 - 190
  • [3] On the Use of Evolutionary Programming for Combinational Logic Circuits Design
    Contreras-Cruz, Marco A.
    Ayala-Ramirez, Victor
    Alvarado-Velazco, Paola B.
    PROGRESS IN PATTERN RECOGNITION IMAGE ANALYSIS, COMPUTER VISION, AND APPLICATIONS, CIARP 2014, 2014, 8827 : 191 - 198
  • [4] Design of combinational logic circuits through an evolutionary multiobjective optimization approach
    Coello, CAC
    Aguirre, AH
    AI EDAM-ARTIFICIAL INTELLIGENCE FOR ENGINEERING DESIGN ANALYSIS AND MANUFACTURING, 2002, 16 (01): : 39 - 53
  • [5] Evolving combinational logic circuits using a hybrid quantum evolution and particle swarm inspired algorithm
    Moore, P
    Venayagamoorthy, GK
    2005 NASA/DOD CONFERENCE ON EVOLVABLE HARDWARE (EH-2005), PROCEEDINGS, 2005, : 97 - 102
  • [6] Optimization of Combinational Logic Circuits with Genetic Programming
    Karakatic, S.
    Podgorelec, V.
    Hericko, M.
    ELEKTRONIKA IR ELEKTROTECHNIKA, 2013, 19 (07) : 86 - 89
  • [7] Evolutionary multiobjective design of combinational logic circuits
    Coello, CAC
    Aguirre, AH
    Buckles, BP
    SECOND NASA/DOD WORKSHOP ON EVOLVABLE HARDWARE, PROCEEDINGS, 2000, : 161 - 170
  • [8] Power Electronic Circuits Design: A Particle Swarm Optimization Approach
    Zhang, Jun
    Shi, Yuan
    Zhan, Zhi-Hui
    SIMULATED EVOLUTION AND LEARNING, PROCEEDINGS, 2008, 5361 : 605 - 614
  • [9] Techniques for estimation of design diversity for combinational logic circuits
    Mitra, S
    Saxena, NR
    McCluskey, EJ
    INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, 2001, : 25 - 34
  • [10] DESIGN OF FAULT DIAGNOSTIC NETWORKS FOR COMBINATIONAL LOGIC CIRCUITS
    PALIT, A
    GUPTA, AS
    BASU, MS
    CHOUDHURY, AK
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1975, 38 (01) : 25 - 32