Use of particle swarm optimization to design combinational logic circuits

被引：0
|
作者：
Coello, CAC
Luna, EH
Aguirre, AH
机构：
[1] IPN, CINVESTAV, Evolutionary Computat Grp, Dept Ing Elect,Secc Computac, Mexico City 07300, DF, Mexico
[2] CIMAT, Area Computac, Guanajuato 36240, Mexico
来源：
EVOLVABLE SYSTEMS: FROM BIOLOGY TO HARDWARE, PROCEEDINGS | 2003年 / 2606卷
关键词：
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
This paper presents a proposal based on binary particle swarm optimization to design combinational logic circuits at the gate-level. The proposed algorithm is validated using several examples from the literature, and is compared against a genetic algorithm (with integer representation), and against human designers who used traditional circuit design aids (e.g., Karnaugh Maps). Results indicate that particle swarm optimization may be a viable alternative to design combinational circuits at the gate-level.
引用
收藏
页码：398 / 409
页数：12
相关论文
共 50 条
  • [21] Design of combinational logic digital circuits using a mixed logic synthesis method
    Balasubramanian, P
    Narayana, MRL
    Chinnadurai, R
    IEEE: 2005 INTERNATIONAL CONFERENCE ON EMERGING TECHNOLOGIES, PROCEEDINGS, 2005, : 289 - 294
  • [22] Design of Subthreshold Adiabatic Logic based Combinational and Sequential Circuits
    Kalyani, P.
    Kumar, P. Satish
    Sekhar, P. Chandra
    2017 INTERNATIONAL CONFERENCE ON EMERGING TRENDS & INNOVATION IN ICT (ICEI), 2017, : 9 - 14
  • [23] A Novel Efficient Mutation for Evolutionary Design of Combinational Logic Circuits
    Manfrini, Francisco A. L.
    Bernardino, Heder S.
    Barbosa, Helio J. C.
    PARALLEL PROBLEM SOLVING FROM NATURE - PPSN XIV, 2016, 9921 : 665 - 674
  • [24] Study On the Impact of CDFG On The Design Aspects Of Combinational Logic Circuits
    Balamurugan, V.
    Nandhitha, N. M.
    2014 INTERNATIONAL CONFERENCE ON CONTROL, INSTRUMENTATION, COMMUNICATION AND COMPUTATIONAL TECHNOLOGIES (ICCICCT), 2014, : 340 - 343
  • [25] Automated design of combinational logic circuits using the Ant System
    Coello, CAC
    Gutiérrez, RLZ
    García, BM
    Aguirre, AH
    ENGINEERING OPTIMIZATION, 2002, 34 (02) : 109 - 127
  • [26] Evolutionary design of combinational logic circuits using VRA processor
    Wang, Jin
    Lee, Chong Ho
    IEICE ELECTRONICS EXPRESS, 2009, 6 (03): : 141 - 147
  • [27] Particle swarm optimization application to microwave circuits
    Ulker, Sadik
    MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2008, 50 (05) : 1333 - 1336
  • [28] Particle Swarm Optimization in Synthesis of Electric Circuits
    Siwek, Krzysztof
    Osowski, Stanislaw
    PROCEEDINGS OF 2016 17TH INTERNATIONAL CONFERENCE COMPUTATIONAL PROBLEMS OF ELECTRICAL ENGINEERING (CPEE), 2016,
  • [29] How to Use Temporal Logic in Combinational Circuits Verification with SMV
    Kotmanova, Daniela
    INFORMATICS 2013: PROCEEDINGS OF THE TWELFTH INTERNATIONAL CONFERENCE ON INFORMATICS, 2013, : 83 - 87
  • [30] Evolutionary Design of Approximate Sequential Circuits at RTL Using Particle Swarm Optimization
    Kemcha, Rebiha
    Nedjah, Nadia
    Maouche, Amin Riad
    Bougherara, Maamar
    COMPUTATIONAL SCIENCE AND ITS APPLICATIONS - ICCSA 2019, PT II: 19TH INTERNATIONAL CONFERENCE, SAINT PETERSBURG, RUSSIA, JULY 1-4, 2019, PROCEEDINGS, PART II, 2019, 11620 : 671 - 684
12345