Use of particle swarm optimization to design combinational logic circuits

被引：0
|
作者：
Coello, CAC
Luna, EH
Aguirre, AH
机构：
[1] IPN, CINVESTAV, Evolutionary Computat Grp, Dept Ing Elect,Secc Computac, Mexico City 07300, DF, Mexico
[2] CIMAT, Area Computac, Guanajuato 36240, Mexico
来源：
EVOLVABLE SYSTEMS: FROM BIOLOGY TO HARDWARE, PROCEEDINGS | 2003年 / 2606卷
关键词：
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
This paper presents a proposal based on binary particle swarm optimization to design combinational logic circuits at the gate-level. The proposed algorithm is validated using several examples from the literature, and is compared against a genetic algorithm (with integer representation), and against human designers who used traditional circuit design aids (e.g., Karnaugh Maps). Results indicate that particle swarm optimization may be a viable alternative to design combinational circuits at the gate-level.
引用
收藏
页码：398 / 409
页数：12
相关论文
共 50 条
  • [41] DESIGN OF MULTIOUTPUT CMOS COMBINATIONAL LOGIC-CIRCUITS FOR ROBUST TESTABILITY
    KUNDU, S
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1989, 8 (11) : 1222 - 1226
  • [42] An Experiment on Evolutionary Design of Combinational Logic Circuits Using Information Theory
    Xiong, Fan
    Tanik, Murat M.
    IEEE SOUTHEASTCON 2011: BUILDING GLOBAL ENGINEERS, 2011, : 379 - 383
  • [43] Method for automatic design error location and correction in combinational logic circuits
    TIMA Lab, Grenoble, France
    J Electron Test Theory Appl JETTA, 2 (113-127):
  • [44] Optimization of Combinational Logic Circuits Through Decomposition of Truth Table and Evolution of Sub-Circuits
    Manfrini, Francisco
    Barbosa, Helio J. C.
    Bernardino, Heder S.
    2014 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION (CEC), 2014, : 945 - 950
  • [45] FAULT MASKING IN COMBINATIONAL LOGIC CIRCUITS
    DIAS, FJO
    IEEE TRANSACTIONS ON COMPUTERS, 1975, C 24 (05) : 476 - 482
  • [46] Comparing different serial and parallel heuristics to design combinational logic circuits
    Coello, CAC
    Alba, E
    Luque, G
    Aguirre, AH
    2003 NASA/DOD CONFERENCE ON EVOLVABLE HARDWARE, 2003, : 3 - 12
  • [47] EFFICIENT TECHNIQUES IN THE SIZING AND CONSTRAINED OPTIMIZATION OF CMOS COMBINATIONAL LOGIC-CIRCUITS
    HWANG, JS
    WU, CY
    IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1991, 138 (03): : 154 - 164
  • [48] Adaptive Particle Swarm Optimization Employing Fuzzy Logic
    Dashora, Gunjan
    Awwal, Payal
    2016 INTERNATIONAL CONFERENCE ON RECENT ADVANCES AND INNOVATIONS IN ENGINEERING (ICRAIE), 2016,
  • [49] Adaptive particle swarm optimization employing fuzzy logic
    1600, Institute of Electrical and Electronics Engineers Inc., United States
  • [50] Multiobjective Particle Swarm Optimization Using Fuzzy Logic
    Yazdani, Hossein
    Kwasnicka, Halina
    Ortiz-Arroyo, Daniel
    COMPUTATIONAL COLLECTIVE INTELLIGENCE: TECHNOLOGIES AND APPLICATIONS, PT I, 2011, 6922 : 224 - +
12345