A 48.1 PS HEMT DCFL NAND CIRCUIT WITH A DUAL-GATE STRUCTURE

被引:1
|
作者
SUEHIRO, H
MIYATA, T
HARA, N
KURODA, S
机构
[1] Fujitsu Laboratories Ltd, Atsugi, 243-01
关键词
HEMT; NAND; DCFL; DUAL GATE;
D O I
10.1016/0038-1101(95)00040-Z
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We fabricated HEMT DCFL 2-input NAND circuits and examined their feasibility using a dual gate structure. Our HEMT had MOVPE-grown InGaP/InGaAs/GaAs pseudomorphic HEMT structures. We first investigated characteristics of the dual gate HEMT in the short gate length region and showed that HEMTs can reveal their inherent properties even in the DCFL NAND circuits. We fabricated a 2-input NAND ring oscillator with a gate length of 0.5 mu m. It successfully operated and showed a propagation delay of 48.1 ps and a power consumption of 0.235 mW per stage at a supply voltage of 0.8 V. A master-slave type divide-by-two frequency divider which consists of eight 2-input NAND gates also showed 3.14 GHz operation with a power consumption of 2 mW.
引用
收藏
页码:1717 / 1721
页数:5
相关论文
共 50 条
  • [1] Broadband GaN dual-gate HEMT low noise amplifier
    Shih, S. E.
    Deal, W. R.
    Sutton, W. E.
    Chen, Y. C.
    Smorchkova, I.
    Heying, B.
    Wojtowicz, M.
    Siddiqui, M.
    IEEE COMPOUND SEMICONDUCTOR INTEGRATED CIRCUIT SYMPOSIUM - 2007 IEEE CSIC SYMPOSIUM, TECHNOLOGY DIGEST, 2007, : 107 - 110
  • [2] Novel dual-gate HEMT utilising multiple split gates
    Collier, NJ
    Cleaver, JRA
    MICROELECTRONIC ENGINEERING, 1998, 42 : 457 - 460
  • [3] Novel dual-gate HEMT utilising multiple split gates
    Collier, N.J.
    Cleaver, J.R.A.
    Microelectronic Engineering, 1998, 41-42 : 457 - 460
  • [4] A 45K-GATE HEMT ARRAY WITH 35-PS DCFL AND 50-PS BDCFL GATES
    NOTOMI, S
    WATANABE, Y
    KOSUGI, M
    HANYU, I
    SUZUKI, M
    MIMURA, T
    ABE, M
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (11) : 1621 - 1625
  • [5] Demonstration of NAND logic switching in InAs/AlSb dual-gate HFETs
    Dvorak, MW
    Bolognesi, CR
    Chow, DH
    ELECTRONICS LETTERS, 1996, 32 (24) : 2273 - 2274
  • [6] Demonstration of NAND logic switching in InAs/AlSb dual-gate HFETs
    Simon Fraser Univ, Burnaby, Canada
    Electron Lett, 24 (2273-2274):
  • [7] Equivalent Circuit Modeling of a Dual-Gate Graphene FET
    Hasan, Saima
    Kouzani, Abbas Z.
    Mahmud, M. A. Parvez
    ELECTRONICS, 2021, 10 (01) : 1 - 13
  • [8] Dual-gate GaN-HEMT SPDT Switch with High Isolation
    Li, Qian
    Che, Wenquan
    Chen, Haidong
    Gu, Liming
    Feng, Wenjie
    2014 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATION PROBLEM-SOLVING (ICCP), 2014, : 134 - 137
  • [9] A complete small-signal model of GaAs dual-gate HEMT
    Huang, Yuhan
    Liu, Jun
    Chen, Zhanfei
    INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2022, 35 (05)
  • [10] Dual-Gate Switch-HEMT Large-Signal Modeling
    Hu, Zhifu
    Tao, Yuan
    He, MeiLin
    Liu, YaNan
    Zhang, Qijun
    PROCEEDINGS OF THE 2019 IEEE ASIA-PACIFIC MICROWAVE CONFERENCE (APMC), 2019, : 219 - 221