Equivalent Circuit Modeling of a Dual-Gate Graphene FET

被引:0
|
作者
Hasan, Saima [1 ]
Kouzani, Abbas Z. [2 ]
Mahmud, M. A. Parvez [2 ]
机构
[1] Khulna Univ Engn & Technol, Dept Elect & Elect Engn, Khulna 9203, Bangladesh
[2] Deakin Univ, Sch Engn, Geelong, Vic 3216, Australia
关键词
graphene field effect transistor; ambipolar conduction; threshold voltage dependence; transconductance; quantum capacitance; TRANSISTORS;
D O I
10.3390/electronics10010063
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a simple and comprehensive model of a dual-gate graphene field effect transistor (FET). The quantum capacitance and surface potential dependence on the top-gate-to-source voltage were studied for monolayer and bilayer graphene channel by using equivalent circuit modeling. Additionally, the closed-form analytical equations for the drain current and drain-to-source voltage dependence on the drain current were investigated. The distribution of drain current with voltages in three regions (triode, unipolar saturation, and ambipolar) was plotted. The modeling results exhibited better output characteristics, transfer function, and transconductance behavior for GFET compared to FETs. The transconductance estimation as a function of gate voltage for different drain-to-source voltages depicted a proportional relationship; however, with the increase of gate voltage this value tended to decline. In the case of transit frequency response, a decrease in channel length resulted in an increase in transit frequency. The threshold voltage dependence on back-gate-source voltage for different dielectrics demonstrated an inverse relationship between the two. The analytical expressions and their implementation through graphical representation for a bilayer graphene channel will be extended to a multilayer channel in the future to improve the device performance.
引用
收藏
页码:1 / 13
页数:13
相关论文
共 50 条
  • [1] A Dual-Gate Graphene FET Model for Circuit Simulation-SPICE Implementation
    Umoh, Ime J.
    Kazmierski, Tom J.
    Al-Hashimi, Bashir M.
    [J]. IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2013, 12 (03) : 427 - 435
  • [2] DUAL-GATE GAAS-FET - A VERSATILE CIRCUIT COMPONENT FOR MMICS
    CHEN, TH
    KUMAR, M
    [J]. MICROWAVE JOURNAL, 1989, 32 (06) : 125 - +
  • [3] Intermodulation analysis of dual-gate FET mixers
    Kim, J
    Kwon, Y
    [J]. IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2002, 50 (06) : 1544 - 1555
  • [4] DUAL-GATE FET PHASE-SHIFTER
    KUMAR, M
    [J]. RCA REVIEW, 1981, 42 (04): : 596 - 616
  • [5] Diplexing dual-gate FET distributed mixer
    Mata-Contreras, J.
    Camacho-Penalosa, C.
    Martin-Guerrero, T. M.
    [J]. ELECTRONICS LETTERS, 2012, 48 (07) : 381 - U115
  • [6] DUAL-GATE GAAS-FET SWITCHES
    VORHAUS, JL
    FABIAN, W
    NG, PB
    TAJIMA, Y
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1981, 28 (02) : 204 - 211
  • [7] EQUIVALENT-CIRCUIT CONSIDERATION OF DUAL-GATE MESFETS AT HIGH-FREQUENCY
    KIM, B
    [J]. ELECTRONICS LETTERS, 1983, 19 (17) : 705 - 706
  • [8] Asymmetric dual-gate tunneling FET with improved performance
    Wang, Ying
    Wang, Yan-fu
    Xue, Wei
    Cao, Fei
    [J]. SUPERLATTICES AND MICROSTRUCTURES, 2016, 91 : 216 - 224
  • [9] DC CHARACTERISTICS AID DUAL-GATE FET ANALYSIS
    TSIRONIS, C
    MEIERER, R
    [J]. MICROWAVES, 1981, 20 (07): : 71 - 73
  • [10] DETERMINATION OF SCATTERING AND NOISE PARAMETERS OF DUAL-GATE FET
    MADARISOV, MR
    [J]. IZVESTIYA VYSSHIKH UCHEBNYKH ZAVEDENII RADIOELEKTRONIKA, 1985, 28 (10): : 94 - 96