Fundus image denoising using FPGA hardware architecture

被引:12
|
作者
Fredj, Amira Hadj [1 ]
Ben Abdallah, Mariem [1 ]
Malek, Jihene [1 ]
Azar, Ahmad Taher [2 ]
机构
[1] Monastir Univ, Elect & Microelect Lab, Monastir, Tunisia
[2] Benha Univ, Fac Comp & Informat, Banha, Egypt
关键词
SRAD filter; FPGA; field-programmable gate array; parallel architecture; retinal fundus image;
D O I
10.1504/IJCAT.2016.077791
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
Image processing algorithms, implemented in hardware, have recently emerged as the most viable solution for improving the performance of image processing systems. In this paper, a version of an anisotropic diffusion technique is used to reduce noise from retinal images, namely Speckle Reducing Anisotropic Diffusion ( SRAD). The SRAD filter can improve images corrupted by multiplicative or additive noise, but it has been the most computationally complex and it has not been suitable for software implementation in real-time processing. In this paper, an efficient Field-Programmable Gate Array ( FPGA)-based implementation of the SRAD filter is presented to accelerate the processing time. A comparison of the most used classical suppression filters like Gaussian, Median, Perona and Malik anisotropic diffusion has been carried out. The experimental results reveal a 38x performance improvement over the original MATLAB implementation and a 1.33x performance improvement over the hardware implementation using the Xilinx System Generator tool.
引用
下载
收藏
页码:1 / 13
页数:13
相关论文
共 50 条
  • [41] The FPGA Hardware Implementation of the Gated Recurrent Unit Architecture
    Zaghloul, Zaghloul Saad
    Elsayed, Nelly
    SOUTHEASTCON 2021, 2021, : 366 - 370
  • [42] FPGA based hardware architecture for HIT/DLR hand
    Wei, R
    Gao, XH
    Jin, MH
    Liu, YW
    Liu, H
    Seitz, N
    Gruber, R
    Hirzinger, G
    2005 IEEE/RSJ INTERNATIONAL CONFERENCE ON INTELLIGENT ROBOTS AND SYSTEMS, VOLS 1-4, 2005, : 3233 - 3238
  • [43] A hardware architecture for Multiscale Retinex with Chromacity Preservation on an FPGA
    Palacios, Jorge Andres
    Caro, Vincenzo
    Duran, Miguel
    Figueroa, Miguel
    2020 23RD EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2020), 2020, : 73 - 80
  • [44] An FPGA Design for Real-Time Image Denoising
    Ben Atitallah, Ahmed
    COMPUTER SYSTEMS SCIENCE AND ENGINEERING, 2022, 43 (02): : 803 - 816
  • [45] A Hardware Efficient Support Vector Machine Architecture for FPGA
    Irick, Kevin M.
    DeBole, Michael
    Narayanan, Vijaykrishnan
    Gayasen, Aman
    PROCEEDINGS OF THE SIXTEENTH IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, 2008, : 304 - 305
  • [46] FPGA architecture extensions for preemptive multitasking and hardware defragmentation
    Koch, D
    Ahmadinia, A
    Bobda, C
    Kalte, H
    2004 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2004, : 433 - 436
  • [47] Towards a general framework for FPGA based image processing using hardware skeletons
    Benkrid, K
    Crookes, D
    Benkrid, A
    PARALLEL COMPUTING, 2002, 28 (7-8) : 1141 - 1154
  • [48] Implementing image processing algorithms using 'Hardware in the loop' approach for Xilinx FPGA
    Kiran, Maleeha
    War, Kan Mei
    Kuan, Lim Mei
    Meng, Liang Kim
    Kin, Lai Weng
    ICED: 2008 INTERNATIONAL CONFERENCE ON ELECTRONIC DESIGN, VOLS 1 AND 2, 2008, : 110 - 115
  • [49] Hardware Architecture for Advanced Image Processing
    Grabowski, Kamil
    Napieralski, Andrzej
    2010 IEEE NUCLEAR SCIENCE SYMPOSIUM CONFERENCE RECORD (NSS/MIC), 2010, : 3626 - 3633
  • [50] FPGA dedicated hardware architecture of 3D medical image reconstruction: Marching cubes algorithm
    1600, World Scientific and Engineering Academy and Society, Ag. Ioannou Theologou 17-23, Zographou, Athens, 15773, Greece (10):