共 50 条
- [41] The FPGA Hardware Implementation of the Gated Recurrent Unit Architecture SOUTHEASTCON 2021, 2021, : 366 - 370
- [42] FPGA based hardware architecture for HIT/DLR hand 2005 IEEE/RSJ INTERNATIONAL CONFERENCE ON INTELLIGENT ROBOTS AND SYSTEMS, VOLS 1-4, 2005, : 3233 - 3238
- [43] A hardware architecture for Multiscale Retinex with Chromacity Preservation on an FPGA 2020 23RD EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2020), 2020, : 73 - 80
- [44] An FPGA Design for Real-Time Image Denoising COMPUTER SYSTEMS SCIENCE AND ENGINEERING, 2022, 43 (02): : 803 - 816
- [45] A Hardware Efficient Support Vector Machine Architecture for FPGA PROCEEDINGS OF THE SIXTEENTH IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, 2008, : 304 - 305
- [46] FPGA architecture extensions for preemptive multitasking and hardware defragmentation 2004 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2004, : 433 - 436
- [48] Implementing image processing algorithms using 'Hardware in the loop' approach for Xilinx FPGA ICED: 2008 INTERNATIONAL CONFERENCE ON ELECTRONIC DESIGN, VOLS 1 AND 2, 2008, : 110 - 115
- [49] Hardware Architecture for Advanced Image Processing 2010 IEEE NUCLEAR SCIENCE SYMPOSIUM CONFERENCE RECORD (NSS/MIC), 2010, : 3626 - 3633
- [50] FPGA dedicated hardware architecture of 3D medical image reconstruction: Marching cubes algorithm 1600, World Scientific and Engineering Academy and Society, Ag. Ioannou Theologou 17-23, Zographou, Athens, 15773, Greece (10):