Fundus image denoising using FPGA hardware architecture

被引:12
|
作者
Fredj, Amira Hadj [1 ]
Ben Abdallah, Mariem [1 ]
Malek, Jihene [1 ]
Azar, Ahmad Taher [2 ]
机构
[1] Monastir Univ, Elect & Microelect Lab, Monastir, Tunisia
[2] Benha Univ, Fac Comp & Informat, Banha, Egypt
关键词
SRAD filter; FPGA; field-programmable gate array; parallel architecture; retinal fundus image;
D O I
10.1504/IJCAT.2016.077791
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
Image processing algorithms, implemented in hardware, have recently emerged as the most viable solution for improving the performance of image processing systems. In this paper, a version of an anisotropic diffusion technique is used to reduce noise from retinal images, namely Speckle Reducing Anisotropic Diffusion ( SRAD). The SRAD filter can improve images corrupted by multiplicative or additive noise, but it has been the most computationally complex and it has not been suitable for software implementation in real-time processing. In this paper, an efficient Field-Programmable Gate Array ( FPGA)-based implementation of the SRAD filter is presented to accelerate the processing time. A comparison of the most used classical suppression filters like Gaussian, Median, Perona and Malik anisotropic diffusion has been carried out. The experimental results reveal a 38x performance improvement over the original MATLAB implementation and a 1.33x performance improvement over the hardware implementation using the Xilinx System Generator tool.
引用
下载
收藏
页码:1 / 13
页数:13
相关论文
共 50 条
  • [21] Accelerating SVD on reconfigurable hardware for image denoising
    Ahmedsaid, A
    Amira, A
    ICIP: 2004 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOLS 1- 5, 2004, : 259 - 262
  • [22] Hybrid technique for fundus image enhancement using modified morphological filter and denoising net
    Bala, A. Anilet
    Priya, P. Aruna
    Maik, Vivek
    JOURNAL OF SUPERCOMPUTING, 2024, 80 (09): : 13317 - 13340
  • [23] Hardware/Software FPGA Architecture for Robotics Applications
    Moctezuma Eugenio, Juan Carlos
    Arias Estrada, Miguel
    RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2009, 5453 : 27 - 38
  • [24] A Hardware Architecture of Target Tracking System on FPGA
    Zhong, Baoyan
    Lu, Xiaofeng
    Wang, Qiaoyuan
    Zhao, Siqi
    Liu, Qianyun
    PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND APPLICATION ENGINEERING (CSAE2018), 2018,
  • [25] FPGA Hardware Architecture of the Steganographic ConText Technique
    Gomez-Hernandez, Edgar
    Feregrino-Uribe, Claudia
    Cumplido, Rene
    18TH INTERNATIONAL CONFERENCE ON ELECTRONICS, COMMUNICATIONS AND COMPUTERS (CONIELECOMP 2008), PROCEEDINGS, 2008, : 123 - 128
  • [26] An efficient hardware accelerated design for image denoising using Extended Trilateral Filter
    Dey, MitraTithi
    Pal, Chandrajit
    Chakrabarti, Amlan
    Ghosh, Ranjan
    2016 2ND INTERNATIONAL CONFERENCE ON CONTROL, INSTRUMENTATION, ENERGY & COMMUNICATION (CIEC), 2016, : 202 - 206
  • [27] Adaptive Reconfigurable Architecture for Image Denoising
    Hegde, Kartik V.
    Kulkarni, Vadiraj
    Harshavardhan, R.
    David, Sumam S.
    2015 IEEE 29TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS, 2015, : 196 - 201
  • [28] A Parallel, Energy Efficient Hardware Architecture for the merAligner on FPGA using Chisel HCL
    Di Tucci, Lorenzo
    Conficconi, Davide
    Comodi, Alessandro
    Hofmeyr, Steven
    Donofrio, David
    Santambrogio, Marco D.
    2018 IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW 2018), 2018, : 214 - 217
  • [29] Fault Tolerance in FPGA Architecture Using Hardware Controller-Design Approach
    Naseer, M.
    Sharma, Prashant
    Kshirsagar, Ravi
    2009 INTERNATIONAL CONFERENCE ON ADVANCES IN RECENT TECHNOLOGIES IN COMMUNICATION AND COMPUTING (ARTCOM 2009), 2009, : 906 - +
  • [30] Design of A Low Complexity and Fast Hardware Architecture for Digital Image Watermarking in FWHT Domain on FPGA
    Ghosh, Sudip
    Biswas, Arijit
    Maity, Santi P.
    Rahaman, Hafizur
    2014 FIFTH INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED), 2014, : 68 - 72