Fundus image denoising using FPGA hardware architecture

被引:12
|
作者
Fredj, Amira Hadj [1 ]
Ben Abdallah, Mariem [1 ]
Malek, Jihene [1 ]
Azar, Ahmad Taher [2 ]
机构
[1] Monastir Univ, Elect & Microelect Lab, Monastir, Tunisia
[2] Benha Univ, Fac Comp & Informat, Banha, Egypt
关键词
SRAD filter; FPGA; field-programmable gate array; parallel architecture; retinal fundus image;
D O I
10.1504/IJCAT.2016.077791
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
Image processing algorithms, implemented in hardware, have recently emerged as the most viable solution for improving the performance of image processing systems. In this paper, a version of an anisotropic diffusion technique is used to reduce noise from retinal images, namely Speckle Reducing Anisotropic Diffusion ( SRAD). The SRAD filter can improve images corrupted by multiplicative or additive noise, but it has been the most computationally complex and it has not been suitable for software implementation in real-time processing. In this paper, an efficient Field-Programmable Gate Array ( FPGA)-based implementation of the SRAD filter is presented to accelerate the processing time. A comparison of the most used classical suppression filters like Gaussian, Median, Perona and Malik anisotropic diffusion has been carried out. The experimental results reveal a 38x performance improvement over the original MATLAB implementation and a 1.33x performance improvement over the hardware implementation using the Xilinx System Generator tool.
引用
下载
收藏
页码:1 / 13
页数:13
相关论文
共 50 条
  • [31] A Hardware Architecture for Image Clustering Using Spiking Neural Networks
    Aurelio Nuno-Maganda, Marco
    Arias-Estrada, Miguel
    Torres-Huitzil, Cesar
    Hugo Aviles-Arriaga, Hector
    Hernandez-Mier, Yahir
    Morales-Sandoval, Miguel
    2012 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2012, : 261 - 266
  • [32] FPGA dedicated hardware architecture of 3D image reconstruction: marching cubes algorithm
    Mahmoud, Bouraoui
    Nacer, Nadia
    Bedoui, Mohamed Hedi
    2014 WORLD SYMPOSIUM ON COMPUTER APPLICATIONS & RESEARCH (WSCAR), 2014,
  • [33] Analysis and Hardware Architecture on FPGA of a Robust Audio Fingerprinting Method Using SSM
    Algredo-Badillo, Ignacio
    Sanchez-Juarez, Brenda
    Ramirez-Gutierrez, Kelsey A.
    Feregrino-Uribe, Claudia
    Lopez-Huerta, Francisco
    Estrada-Lopez, Johan J.
    TECHNOLOGIES, 2022, 10 (04)
  • [34] FPGA Hardware Architecture for Stereoscopic Image Compression Based on Block Matching, Watermarking and Hamming Code
    Akkad, Ghattas
    ElHassan, Moustapha
    Ayoubi, Rafic
    2016 SECOND INTERNATIONAL IMAGE PROCESSING, APPLICATIONS AND SYSTEMS (IPAS), 2016,
  • [35] Universal Denoising Networks : A Novel CNN Architecture for Image Denoising
    Lefkimmiatis, Stamatios
    2018 IEEE/CVF CONFERENCE ON COMPUTER VISION AND PATTERN RECOGNITION (CVPR), 2018, : 3204 - 3213
  • [36] An FPGA Based High Throughput Discrete Kalman Filter Architecture For Real-time Image Denoising
    Johnson, Bibin
    Thomas, Nimin
    Rani, Sheeba J.
    2017 30TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2017 16TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID 2017), 2017, : 55 - 60
  • [37] Implementing Image Processing Algorithms in FPGA Hardware
    AlAli, Mohammad I.
    Mhaidat, Khaldoon M.
    Aljarrah, Inad A.
    2013 IEEE JORDAN CONFERENCE ON APPLIED ELECTRICAL ENGINEERING AND COMPUTING TECHNOLOGIES (AEECT), 2013,
  • [38] HARDWARE ACCELERATED AERIAL IMAGE SIMULATION BY FPGA
    Jamleh, Hani
    Chen, Charlie Chung-Ping
    2009 5TH SOUTHERN CONFERENCE ON PROGRAMMABLE LOGIC, PROCEEDINGS, 2009, : 39 - +
  • [39] Efficient BinDCT hardware architecture exploration and implementation on FPGA
    Ben Abdelali, Abdessalem
    Chatti, Ichraf
    Hannachi, Marwa
    Mtibaa, Abdellatif
    JOURNAL OF ADVANCED RESEARCH, 2016, 7 (06) : 909 - 922
  • [40] Fundus Image Classification Using VGG-19 Architecture with PCA and SVD
    Mateen, Muhammad
    Wen, Junhao
    Nasrullah
    Song, Sun
    Huang, Zhouping
    SYMMETRY-BASEL, 2019, 11 (01):