ARCHITECTURE FOR VLSI DESIGN OF REED-SOLOMON ENCODERS

被引：0
|
作者：
LIU, KY
机构：
来源：
IEEE TRANSACTIONS ON COMPUTERS | 1982年 / 31卷 / 02期
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：170 / 175
页数：6
相关论文
共 50 条
  • [21] Concurrent error detection in Reed-Solomon encoders and decoders
    Cardarilli, G. C.
    Pontarelli, S.
    Re, M.
    Salsano, A.
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (07) : 842 - 846
  • [22] ON THE VLSI DESIGN OF A PIPELINE REED-SOLOMON DECODER USING SYSTOLIC ARRAYS
    SHAO, HM
    REED, IS
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (10) : 1273 - 1280
  • [23] A VLSI design of Reed-Solomon Decoder for IEEE 802.16d
    Shen, Qian
    Lin, Pin
    [J]. IC-BNMT 2007: Proceedings of 2007 International Conference on Broadband Network & Multimedia Technology, 2007, : 1 - 4
  • [24] Efficient VLSI Architecture for Soft-Decision Decoding of Reed-Solomon Codes
    Zhu, Jiangli
    Zhang, Xinmiao
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2008, 55 (10) : 3050 - 3062
  • [25] A VLSI design of a pipelining and area-efficient Reed-solomon decoder
    Wang, Wei-min
    Bi, Du-yan
    Du, Xing-min
    Ma, Lin-hua
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2007, E90D (08) : 1301 - 1303
  • [26] A new VLSI design for decoding of Reed-Solomon codes based on ASIP
    Xu, YX
    Xia, F
    Yao, QD
    Qui, PL
    Wang, K
    [J]. 2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 448 - 451
  • [27] Architecture for a Smart Reed-Solomon Decoder
    Boutillon, E
    Dehamel, A
    [J]. 42ND MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1999, : 236 - 239
  • [28] A parametrical architecture for Reed-Solomon decoders
    Petre, ME
    Masera, G
    [J]. SIXTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS, 1996, : 81 - 84
  • [29] Architecture Design of Reconfigurable Reed-Solomon Error Correction Codec
    Fu, Sheng-Zong
    Lu, Bo-Xuan
    Pan, Ying-Hung
    Shen, Jyun-Hong
    Chen, Rong-Jian
    [J]. 2013 IEEE 6TH INTERNATIONAL CONFERENCE ON ADVANCED INFOCOMM TECHNOLOGY (ICAIT), 2013, : 234 - 235
  • [30] Design of DSP instructions and their hardware architecture for a Reed-Solomon codec
    Lee, JS
    Sunwoo, MH
    Oh, SK
    [J]. 2002 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, 2002, : 103 - 108
12345