Architecture Design of Reconfigurable Reed-Solomon Error Correction Codec

被引：0

作者：

Fu, Sheng-Zong ^{[1
]}

Lu, Bo-Xuan ^{[1
]}

Pan, Ying-Hung ^{[1
]}

Shen, Jyun-Hong ^{[1
]}

Chen, Rong-Jian ^{[1
]}

机构：

[1] Natl United Univ, Miaoli, Taiwan

来源：

2013 IEEE 6TH INTERNATIONAL CONFERENCE ON ADVANCED INFOCOMM TECHNOLOGY (ICAIT) | 2013年

关键词：

ALGORITHM;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents the architecture design of the reconfigurable Reed Solomon (RS) error correction codec that supports ten RS codes for any system which use the RS codes. The proposed design based on the reconfigurable architecture and accommodated with different code parameters. After entering a special set of RS parameters, the re-planning controller changes the data path to perform the corresponding RS coding and decoding. The proposed design can be applied to different applications of the data storage and the communication system.

引用

页码：234 / 235

页数：2

共 50 条

[1] Design of DSP instructions and their hardware architecture for a Reed-Solomon codec
Lee, JS
Sunwoo, MH
Oh, SK
2002 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, 2002, : 103 - 108
[2] Reed-Solomon error correction
Lyppens, H
DR DOBBS JOURNAL, 1997, 22 (01): : 30 - +
[3] Reed-Solomon Codec For A Reconfigurable Baseband Processing Platform
Yang, Qingqing
Zhou, Xiaofang
Sobelman, Gerald E.
2009 5TH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING, VOLS 1-8, 2009, : 747 - +
[4] Parallel architecture for high-speed Reed-Solomon codec
Matsushima, TK
Matsushima, T
Hirasawa, S
ITS '98 PROCEEDINGS - SBT/IEEE INTERNATIONAL TELECOMMUNICATIONS SYMPOSIUM, VOLS 1 AND 2, 1998, : 468 - 473
[5] Reed-Solomon coding for forward error correction
Eastman Kodak Co, Berkeley, United States
Def Electron, 7 (22-24):
[6] A fast parallel Reed-Solomon decoder on a reconfigurable architecture
Koohi, A
Bagherzadeh, N
Pan, CZ
CODES(PLUS)ISSS 2003: FIRST IEEE/ACM/IFIP INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN & SYSTEM SYNTHESIS, 2003, : 59 - 64
[7] A programmable Reed-Solomon codec processor
Chen, ZX
Shen, NY
Chen, OTC
Hsu, YF
Tsen, YJ
Perng, DY
PROCEEDINGS OF THE 44TH IEEE 2001 MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2001, : 359 - 362
[8] Unified Architecture for Reed-Solomon Decoder Combined With Burst-Error Correction
Li, Li
Yuan, Bo
Wang, Zhongfeng
Sha, Jin
Pan, Hongbing
Zheng, Weishan
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (07) : 1346 - 1350
[9] ARCHITECTURE FOR VLSI DESIGN OF REED-SOLOMON ENCODERS
LIU, KY
IEEE TRANSACTIONS ON COMPUTERS, 1982, 31 (02) : 170 - 175
[10] Error and erasure correction of interleaved Reed-Solomon codes
Schmidt, Georg
Sidorenko, Vladimir R.
Bossert, Martin
CODING AND CRYPTOGRAPHY, 2006, 3969 : 22 - 35

← 1 2 3 4 5 →