ARCHITECTURE FOR VLSI DESIGN OF REED-SOLOMON ENCODERS

被引：0
|
作者：
LIU, KY
机构：
来源：
IEEE TRANSACTIONS ON COMPUTERS | 1982年 / 31卷 / 02期
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：170 / 175
页数：6
相关论文
共 50 条
  • [1] ARCHITECTURE FOR VLSI DESIGN OF REED-SOLOMON DECODERS
    LIU, KY
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1984, 33 (02) : 178 - 189
  • [2] VLSI Architecture for Reed-Solomon Decoder
    Kumar, A. T. Rajesh
    Rao, A. Sarveswara
    Kumar, Ratna K., V
    [J]. JOURNAL OF SPACECRAFT TECHNOLOGY, 2011, 21 (02): : 1 - 11
  • [3] VLSI architecture design of modified Euclidean algorithm for reed-solomon code
    Chang, YW
    Jeng, JH
    Truong, TK
    [J]. 2003 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS, PROCEEDINGS OF TECHNICAL PAPERS, 2003, : 304 - 306
  • [4] Low-Power Design of Reed-Solomon Encoders
    Zhang, Wei
    Wang, Jing
    Zhang, Xinmiao
    [J]. 2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 1560 - 1563
  • [5] VLSI design of Reed-Solomon decoder architectures
    Lee, H
    Yu, ML
    Song, LL
    [J]. ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL V: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 705 - 708
  • [6] A VLSI DESIGN OF A PIPELINE REED-SOLOMON DECODER
    SHAO, HM
    TRUONG, TK
    DEUTSCH, LJ
    YUEN, JH
    REED, IS
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1985, 34 (05) : 393 - 403
  • [7] A new scalable VLSI architecture for Reed-Solomon decoders
    Wilhelm, W
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (03) : 388 - 396
  • [8] A Low Complexity VLSI Architecture for Reed-Solomon Decoder
    Khalesi, Hasan
    Nabavi, A.
    Bornoosh, B.
    [J]. ICSPC: 2007 IEEE INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATIONS, VOLS 1-3, PROCEEDINGS, 2007, : 1551 - 1554
  • [9] VLSI Architecture Design for Algebraic Soft-decision Reed-Solomon Decoding
    Zhang, Xinmiao
    [J]. 2008 42ND ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1-4, 2008, : 1518 - 1522
  • [10] An area-efficient VLSI architecture for Reed-Solomon decoder
    Guo, YF
    Li, ZC
    Wang, Q
    [J]. INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES 2005, VOLS 1 AND 2, PROCEEDINGS, 2005, : 1154 - 1158
12345