共 50 条
- [31] A VLSI architecture for interpolation in soft-decision list decoding of Reed-Solomon codes [J]. 2002 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, 2002, : 39 - 44
- [32] An efficient Reed-Solomon decoder VLSI with erasure correction [J]. SIPS 97 - 1997 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 1997, : 193 - 201
- [34] VLSI Implementation and Optimization Design of Reed-Solomon Decoder in QAM Demodulation Chip [J]. 2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 1672 - 1675
- [35] Towards a VLSI Architecture for Interpolation-Based Soft-Decision Reed-Solomon Decoders [J]. Journal of VLSI signal processing systems for signal, image and video technology, 2005, 39 : 93 - 111
- [36] Towards a VLSI architecture for interpolation-based soft-decision Reed-Solomon decoders [J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2005, 39 (1-2): : 93 - 111
- [39] Asymmetric quantum Reed-Solomon and generalized Reed-Solomon codes [J]. Quantum Information Processing, 2012, 11 : 591 - 604
- [40] An assessment of VLSI and embedded software implementations for Reed-Solomon decoders [J]. 2002 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, 2002, : 99 - 102