Concurrent error detection in Reed-Solomon encoders and decoders

被引:13
|
作者
Cardarilli, G. C. [1 ]
Pontarelli, S. [1 ]
Re, M. [1 ]
Salsano, A. [1 ]
机构
[1] Univ Roma Tor Vergata, Dept Elect Engn, I-00133 Rome, Italy
关键词
error correction coding; fault tolerance; Reed-Solomon codes;
D O I
10.1109/TVLSI.2007.899241
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Reed-Solomon (RS) codes are widely used to identify and correct errors in transmission and storage systems. When RS codes are used for high reliable systems, the designer should also take into account the occurrence of faults in the encoder and decoder subsystems. In this paper, self-checking RS encoder and decoder architectures are presented. The RS encoder architecture exploits some properties of the arithmetic operations in GF(2(m)). These properties are related to the parity of the binary representation of the elements of the Galois Field. In the RS decoder, the implicit redundancy of the received codeword, under suitable assumptions explained in this paper, allows implementing concurrent error detection schemes useful for a wide range of different decoding algorithms with no intervention on the decoder architecture. Moreover, performances in terms of area and delay overhead for the proposed circuits are presented.
引用
收藏
页码:842 / 846
页数:5
相关论文
共 50 条
  • [1] Concurrent error detection in Reed Solomon decoders
    Cardarilli, G. C.
    Pontarelli, S.
    Re, M.
    Salsano, A.
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 1451 - +
  • [2] A parametrical architecture for Reed-Solomon decoders
    Petre, ME
    Masera, G
    SIXTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS, 1996, : 81 - 84
  • [3] On the Average Complexity of Reed-Solomon List Decoders
    Cassuto, Yuval
    Bruck, Jehoshua
    McEliece, Robert J.
    IEEE TRANSACTIONS ON INFORMATION THEORY, 2013, 59 (04) : 2336 - 2351
  • [4] BIT-SERIAL REED-SOLOMON ENCODERS
    BERLEKAMP, ER
    IEEE TRANSACTIONS ON INFORMATION THEORY, 1982, 28 (06) : 869 - 874
  • [5] ARCHITECTURE FOR VLSI DESIGN OF REED-SOLOMON DECODERS
    LIU, KY
    IEEE TRANSACTIONS ON COMPUTERS, 1984, 33 (02) : 178 - 189
  • [6] ARCHITECTURE FOR VLSI DESIGN OF REED-SOLOMON ENCODERS
    LIU, KY
    IEEE TRANSACTIONS ON COMPUTERS, 1982, 31 (02) : 170 - 175
  • [7] Reed-Solomon error correction
    Lyppens, H
    DR DOBBS JOURNAL, 1997, 22 (01): : 30 - +
  • [8] Low-Power Design of Reed-Solomon Encoders
    Zhang, Wei
    Wang, Jing
    Zhang, Xinmiao
    2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 1560 - 1563
  • [9] High-speed architectures for Reed-Solomon decoders
    Sarwate, DV
    Shanbhag, NR
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2001, 9 (05) : 641 - 655
  • [10] Very high-speed Reed-Solomon decoders
    Sarwate, DV
    Shanbhag, NR
    2000 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY, PROCEEDINGS, 2000, : 419 - 419