Concurrent error detection in Reed-Solomon encoders and decoders

被引:13
|
作者
Cardarilli, G. C. [1 ]
Pontarelli, S. [1 ]
Re, M. [1 ]
Salsano, A. [1 ]
机构
[1] Univ Roma Tor Vergata, Dept Elect Engn, I-00133 Rome, Italy
关键词
error correction coding; fault tolerance; Reed-Solomon codes;
D O I
10.1109/TVLSI.2007.899241
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Reed-Solomon (RS) codes are widely used to identify and correct errors in transmission and storage systems. When RS codes are used for high reliable systems, the designer should also take into account the occurrence of faults in the encoder and decoder subsystems. In this paper, self-checking RS encoder and decoder architectures are presented. The RS encoder architecture exploits some properties of the arithmetic operations in GF(2(m)). These properties are related to the parity of the binary representation of the elements of the Galois Field. In the RS decoder, the implicit redundancy of the received codeword, under suitable assumptions explained in this paper, allows implementing concurrent error detection schemes useful for a wide range of different decoding algorithms with no intervention on the decoder architecture. Moreover, performances in terms of area and delay overhead for the proposed circuits are presented.
引用
收藏
页码:842 / 846
页数:5
相关论文
共 50 条
  • [31] ON THE DECODER ERROR-PROBABILITY FOR REED-SOLOMON CODES
    MCELIECE, RJ
    SWANSON, L
    IEEE TRANSACTIONS ON INFORMATION THEORY, 1986, 32 (05) : 701 - 703
  • [32] Reed-Solomon codes for correcting phased error bursts
    Krachkovsky, VY
    IEEE TRANSACTIONS ON INFORMATION THEORY, 2003, 49 (11) : 2975 - 2984
  • [33] ON THE DECODER ERROR PROBABILITY FOR REED-SOLOMON CODES.
    McEliece, Robert J.
    Swanson, Laif
    1600, (IT-32):
  • [34] Design and implementation of efficient Reed-Solomon decoders for multi-mode applications
    Shieh, Ming-Der
    Lu, Yung-Kuei
    Chung, Shen-Ming
    Chen, Jun-Hong
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 289 - +
  • [35] An efficient hardware design for euclidean key equation solver in Reed-Solomon decoders
    Lee, SG
    Sheen, WH
    2005 ASIA-PACIFIC CONFERENCE ON COMMUNICATIONS (APCC), VOLS 1& 2, 2005, : 982 - 985
  • [36] Efficient Majority-Logic Reed-Solomon Decoders for Single Symbol Correction
    Garcia-Herrero, Francisco
    Sanchez-Macian, Alfonso
    San-Isidro, Mateo
    Alberto Aranda, Luis
    Antonio Maestro, Juan
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2020, 20 (02) : 390 - 394
  • [37] Low hardware complexity key equation solver chip for Reed-Solomon decoders
    Baek, Jaehyun
    Sunwoo, Myung H.
    2007 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 51 - 54
  • [38] Hardware Complexities of Algebraic Soft-decision Reed-Solomon Decoders and Comparisons
    Zhang, Xinmiao
    Zhu, Jiangli
    2010 INFORMATION THEORY AND APPLICATIONS WORKSHOP (ITA), 2010, : 558 - 567
  • [39] On Reed-Solomon Codes
    Qunying LIAO1 1Institution of Mathematics and Software Science
    Chinese Annals of Mathematics(Series B), 2011, 32 (01) : 89 - 98
  • [40] High-Speed Low-Complexity Architecture for Reed-Solomon Decoders
    Lu, Yung-Kuei
    Shieh, Ming-Der
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2010, E93D (07): : 1824 - 1831