Controllability-Driven Peak Dynamic Power Estimation for VLSI Circuits

被引：1

作者：

Najeebl, K. ^{[1
]}

Gururajl, Karthik ^{[1
]}

Kamakotil, V. ^{[1
]}

Vedula, Vivekananda M. ^{[2
]}

机构：

[1] IIT Madras, Dept Comp Sci & Engn, Madras 600036, Tamil Nadu, India

[2] Intel Corp, Validat & Test Solut Grp, Austin, TX USA

来源：

JOURNAL OF LOW POWER ELECTRONICS | 2007年 / 3卷 / 03期

关键词：

CMOS Circuits; Power Dissipation; Dynamic Peak Power; Automatic Test Pattern Generation (ATPG); Fanout Free Regions;

D O I：

10.1166/jolpe.2007.140

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The problem of peak power estimation in CMOScircuits is essential for analyzing the reliability and performance of them at extreme conditions. The Peak Dynamic Power Estimation (PDPE) problem involves finding input vectors which when applied shall cause maximum dynamic power dissipation (maximum toggles) in digital circuits. In this paper, an approach for generating input vectors for the PDPE problem on both combinational and sequential circuits is presented. The basic intuition behind this approach is to use the 0- and 1-controllability measures of the gate outputs in the circuit to guide a modified version of the conventional D-Algorithm to generate the necessary test vectors. In addition, the input circuit is partitioned into Fanout Free Regions (FFRs). The modified D-Algorithm deals with the FFRs rather than individual gates, thereby enhancing its scalability with increasing design size. The proposed technique was employed on the ISCAS'85, ISCAS'89 and ISCAS'99 benchmark circuits. The results of the above show a significant improvement in power estimation results when compared to the best known existing techniques reported in the literature.

引用

页码：280 / 292

页数：13

共 50 条

[1] Controllability-driven power virus generation for digital circuits
Najeeb, K.
Gururaj, Karthik
Kamakoti, V.
Vedula, Vivekanand M.
[J]. 20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 407 - +
[2] Peak power estimation of VLSI circuits: New peak power measures
Hsiao, MS
Rudnick, EM
Patel, JH
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (04) : 435 - 439
[3] Effects of delay models on peak power estimation of VLSI sequential circuits
Hsiao, MS
Rudnick, EM
Patel, JH
[J]. 1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1997, : 45 - 51
[4] Genetic spot optimization for peak power estimation in large VLSI circuits
Hsiao, MS
[J]. VLSI DESIGN, 2002, 15 (01) : 407 - 416
[5] Peak power estimation using genetic spot optimization for large VLSI circuits
Hsiao, MS
[J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, 1999, : 175 - 179
[6] Early power estimation for VLSI circuits
Büyüksahin, KM
Najm, FN
[J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (07) : 1076 - 1088
[7] A Novel ACO-based Pattern Generation for Peak Power Estimation in VLSI Circuits
Liu, Yi-Ling
Wang, Chun-Yao
Chen, Yung-Chih
Chang, Ya-Hsin
[J]. ISQED 2009: PROCEEDINGS 10TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, VOLS 1 AND 2, 2009, : 317 - 323
[8] Estimation of peak power dissipation in VLSI circuits using the limiting distributions of extreme order statistics
Wu, Q
Qiu, QR
Pedram, M
[J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2001, 20 (08) : 942 - 956
[9] Peak power estimation for CMOS circuits
Kuang, JS
Niu, XY
He, HZ
Min, YH
[J]. 7TH WORLD MULTICONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL XV, PROCEEDINGS: COMMUNICATION, CONTROL, SIGNAL AND OPTICS, TECHNOLOGIES AND APPLICATIONS, 2003, : 322 - 325
[10] Novel SAT-Based Peak Dynamic Power Estimation for Digital Circuits
Shyamala, K.
Vimalkumar, J.
Kamakoti, V.
[J]. JOURNAL OF LOW POWER ELECTRONICS, 2009, 5 (04) : 429 - 438

← 1 2 3 4 5 →