25 PS RESOLUTION, 12-BIT, 64 CHANNEL FASTBUS TIME-TO-DIGITAL CONVERTER

被引：4
|
作者：
SOBCZYNSKI, CW
HAYNES, BW
SKUBIC, MJ
THIELMAN, HL
机构：
来源：
IEEE TRANSACTIONS ON NUCLEAR SCIENCE | 1989年 / 36卷 / 01期
关键词：
D O I：
10.1109/23.34477
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：426 / 430
页数：5
相关论文
共 50 条
  • [1] A 12-Bit Digital-to-Time Converter (DTC) with sub-ps-level resolution using current DAC and differential switch for Time-to-Digital Converter (TDC)
    Alahdab, Salim
    Mantyniemi, Antti
    Kostamovaara, Juha
    [J]. 2012 IEEE INTERNATIONAL INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE (I2MTC), 2012, : 2668 - 2671
  • [2] A 9 Bit, 3.6 ps Resolution Pipeline Time-to-Digital Converter
    Goodarzi, Farshad
    Toofan, Siroos
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2020, 29 (08)
  • [3] A 12-bit branching time-to-digital converter with power saving features and digital based resolution tuning for PVT variations
    Jian Sen Teh
    Liter Siek
    [J]. Analog Integrated Circuits and Signal Processing, 2020, 105 : 57 - 71
  • [4] A 12-bit branching time-to-digital converter with power saving features and digital based resolution tuning for PVT variations
    Teh, Jian Sen
    Siek, Liter
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2020, 105 (01) : 57 - 71
  • [5] A 12-Bit Vernier Ring Time-to-Digital Converter in 0.13μm CMOS Technology
    Yu, Jianjun
    Dai, Fa Foster
    Jaeger, Richard C.
    [J]. 2009 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2009, : 232 - 233
  • [6] A 12-Bit Vernier Ring Time-to-Digital Converter in 0.13 μm CMOS Technology
    Yu, Jianjun
    Dai, Fa Foster
    Jaeger, Richard C.
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (04) : 830 - 842
  • [7] A 12-BIT PULSE-SHRINKING TIME-TO-DIGITAL CONVERTER WITH TIMING SKEW CALIBRATION
    Chen, Yi-Xian
    Sun, Tsung-Wen
    Chang, Chia-Chan
    Tsai, Tsung-Heng
    [J]. International Journal of Electrical Engineering, 2023, 30 (01): : 19 - 25
  • [8] An 11-bit and 39 ps resolution time-to-digital converter for ADPLL in digital television
    Liu, Wei
    Li, Wei
    Ren, P.
    Lin, C. L.
    Zhang, Shengdong
    Wang, Yangyuan
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 2010, 97 (04) : 381 - 388
  • [9] A BiCMOS time-to-digital converter with 30 ps resolution
    Räisänen-Ruotsalainen, E
    Rahkonen, T
    Kostamovaara, J
    [J]. ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI, 1999, : 278 - 281
  • [10] Monolithic time-to-digital converter with 20ps resolution
    Tisa, S
    Lotito, A
    Giudice, A
    Zappa, F
    [J]. ESSCIRC 2003: PROCEEDINGS OF THE 29TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2003, : 465 - 468
12345