A BiCMOS time-to-digital converter with 30 ps resolution

被引：0

作者：

Räisänen-Ruotsalainen, E ^{[1
]}

Rahkonen, T ^{[1
]}

Kostamovaara, J ^{[1
]}

机构：

[1] Univ Oulu, Elect Lab, Dept Elect Engn & Infotech Oulu, FIN-90570 Oulu, Finland

来源：

ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI | 1999年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A time-to-digital converter (TDC) with 32 ps LSB and 2.5 mu s measurement range has been implemented in a 0.8 mu m BiCMOS process. The TDC is based on a main counter and two separate time digitizers for interpolation inside the clock period. The clock frequency of the counter is 100 MHz and the interpolators are based on dual-slope conversion. According to test results, the stop single-shot resolution of the TDC is 30ps (sigma-value) and nonlinearity is less than +/-5 ps when input time intervals range from 5 ns to 2.5 mu s. The conversion time is < 6.3 mu s. Temperature drift, excluding the temperature dependence of the oscillator, is below +/- 40 ps in a temperature range of -40 - +60 degrees C. The size of this chip, including pads, is 3.3 mm x 3.4 mm and its power consumption is 350 mW.

引用

页码：278 / 281

页数：4

共 50 条

[1] Monolithic time-to-digital converter with 20ps resolution
Tisa, S
Lotito, A
Giudice, A
Zappa, F
[J]. ESSCIRC 2003: PROCEEDINGS OF THE 29TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2003, : 465 - 468
[2] The Design of a 0.15 ps High Resolution Time-to-Digital Converter
Lee, Jongsuk
Moon, Yong
[J]. JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2015, 15 (03) : 334 - 341
[3] A 9 Bit, 3.6 ps Resolution Pipeline Time-to-Digital Converter
Goodarzi, Farshad
Toofan, Siroos
[J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2020, 29 (08)
[4] TIME-TO-DIGITAL CONVERTER WITH DIRECT CODING AND 100PS RESOLUTION
KALISZ, J
SZPLET, R
[J]. ELECTRONICS LETTERS, 1995, 31 (19) : 1658 - 1659
[5] Implementation of a 30 ps Resolution Time to Digital Converter in FPGA
Narasimman, Raguvaran
Prabhakar, Anil
Chandrachoodan, Nitin
[J]. 2015 INTERNATIONAL CONFERENCE ON ELECTRONIC DESIGN, COMPUTER NETWORKS & AUTOMATED VERIFICATION (EDCAV), 2015, : 12 - 17
[6] An 11-bit and 39 ps resolution time-to-digital converter for ADPLL in digital television
Liu, Wei
Li, Wei
Ren, P.
Lin, C. L.
Zhang, Shengdong
Wang, Yangyuan
[J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 2010, 97 (04) : 381 - 388
[7] A multichannel time-to-digital converter ASIC with better than 3 ps RMS time resolution
Perktold, L.
Christiansen, J.
[J]. JOURNAL OF INSTRUMENTATION, 2014, 9
[8] An integrated time-to-digital converter with 30-ps single-shot precision
Räisänen-Routsalainen, E
Rahkonen, T
Kostamovaara, J
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (10) : 1507 - 1510
[9] 5.7 ps Resolution Time-to-Digital Converter Implementation Using Routing Path Delays
Siecha, Roza Teklehaimanot
Alemu, Getachew
Prinzie, Jeffrey
Leroux, Paul
[J]. ELECTRONICS, 2023, 12 (16)
[10] A novel Time-To-Digital converter with 150 ps time resolution and 2.5 ns pulse-pair resolution
Andaloussi, MS
Boukadoum, M
Aboulhamid, EM
[J]. ICM 2002: 14TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2002, : 123 - 126

← 1 2 3 4 5 →