TECHNIQUES FOR MEASUREMENT OF SOURCE AND DRAIN SERIES RESISTANCE IN MOS TRANSISTORS

被引:2
|
作者
MELLOR, PJT
机构
关键词
D O I
10.1049/piee.1971.0261
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:1393 / &
相关论文
共 50 条
  • [1] EXPERIMENTAL DERIVATION OF THE SOURCE AND DRAIN RESISTANCE OF MOS-TRANSISTORS
    SUCIU, PI
    JOHNSTON, RL
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1980, 27 (09) : 1846 - 1848
  • [2] Reduction of source/drain series resistance and its impact on device performance for PMOS transistors with raised Si1-xGex source/drain
    Huang, HJ
    Chen, KM
    Chang, CY
    Chen, LP
    Huang, GW
    Huang, TY
    [J]. IEEE ELECTRON DEVICE LETTERS, 2000, 21 (09) : 448 - 450
  • [3] DRAINFIELD AND SOURCE TO DRAIN RESISTANCE OF MIS TRANSISTORS NEAR SATURATION
    LONGO, HE
    [J]. ZEITSCHRIFT FUR ANGEWANDTE PHYSIK, 1970, 28 (06): : 333 - &
  • [4] A Subthreshold Surface Potential Modeling of Drain/Source Edge Effect in MOS Transistors
    Koley, Kalyan
    Baishya, S.
    [J]. PROCEEDINGS OF 2010 3RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND INFORMATION TECHNOLOGY (ICCSIT 2010), VOL 5, 2010, : 157 - 161
  • [5] Impact of various silicide techniques on SiGe source-drain series resistance and mobility of pMOSFETs
    Chang, J.
    Ji, X.
    Ma, L.
    Liao, Y.
    Yan, F.
    Guo, Q.
    Zhang, R.
    [J]. SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2013, 28 (11)
  • [6] SOURCE-AND-DRAIN SERIES RESISTANCE OF LDD MOSFETS
    SHEU, BJ
    HU, C
    KO, PK
    HSU, FC
    [J]. IEEE ELECTRON DEVICE LETTERS, 1984, 5 (09) : 365 - 367
  • [7] SERIES RESISTANCE OF DEVICES WITH SUBMICROMETER SOURCE DRAIN AREAS
    LEE, VV
    BIELLAK, SA
    CHO, JS
    WONG, SS
    [J]. IEEE ELECTRON DEVICE LETTERS, 1991, 12 (12) : 664 - 666
  • [8] Two causes of source/drain series resistance in bottom-contact pentacene thin-film transistors
    Noda, M
    Yoneya, N
    Hirai, N
    Kawashima, N
    Nomoto, K
    Wada, M
    Kasahara, J
    [J]. FLEXIBLE ELECTRONICS 2004-MATERIALS AND DEVICE TECHNOLOGY, 2004, 814 : 85 - 90
  • [9] Measurement and Analysis of Source/Drain Contact Resistance in FinFETs
    Dixit, Abhisek
    Collaert, Nadine
    Jurczak, Malgorzata
    [J]. 16TH INTERNATIONAL WORKSHOP ON PHYSICS OF SEMICONDUCTOR DEVICES, 2012, 8549
  • [10] Modeling of MOS scaling with emphasis on gate tunneling and source/drain resistance
    Choi, CH
    Yu, ZP
    Dutton, RW
    [J]. SUPERLATTICES AND MICROSTRUCTURES, 2000, 27 (2-3) : 191 - 206