FULLY-DEPLETED SUBMICRON SOI FOR RADIATION-HARDENED APPLICATIONS

被引:20
|
作者
BRADY, FT
SCOTT, T
BROWN, R
DAMATO, J
HADDAD, NF
机构
[1] Loral Federal Systems 9500 Godwin Dr., Manassas
关键词
Random access storage;
D O I
10.1109/23.340580
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Using fully-depleted technology, the Loral 256K SOI SRAM has demonstrated under worst case SEU and prompt dose testing an LET threshold of at least 80 MeV*cm ($) over cap 2/mg, and a prompt dose rate upset level of greater then 4E10 rad(Si)/s, respectively, without design hardening. Total dose testing on transistors fabricated on enhanced bond and etchback SOI substrates indicates over 100 krad(Si) capability. Together, these results represent the first description of a fully depleted SOI technology for all radiation-hardened applications except extreme total dose.
引用
收藏
页码:2304 / 2309
页数:6
相关论文
共 50 条
  • [31] Thin film fully-depleted SOI four-gate transistors
    Akarvardar, K.
    Cristoloveanu, S.
    Bawedin, M.
    Gentil, P.
    Blalock, B. J.
    Flandre, D.
    SOLID-STATE ELECTRONICS, 2007, 51 (02) : 278 - 284
  • [32] Gate-channel capacitance characteristics in the fully-depleted SOI MOSFET
    Cheng, ZY
    Ling, CH
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (02) : 388 - 391
  • [33] Research for radiation-hardened high-voltage SOI LDMOS
    Li, Yanfei
    Zhu, Shaoli
    Wu, Jianwei
    Hong, Genshen
    Xu, Zheng
    JOURNAL OF SEMICONDUCTORS, 2019, 40 (05)
  • [34] Research for radiation-hardened high-voltage SOI LDMOS
    Yanfei Li
    Shaoli Zhu
    Jianwei Wu
    Genshen Hong
    Zheng Xu
    Journal of Semiconductors, 2019, (05) : 41 - 45
  • [35] Research for radiation-hardened high-voltage SOI LDMOS
    Yanfei Li
    Shaoli Zhu
    Jianwei Wu
    Genshen Hong
    Zheng Xu
    Journal of Semiconductors, 2019, 40 (05) : 41 - 45
  • [36] IMPROVEMENT OF RADIATION HARDNESS IN FULLY-DEPLETED SOI N-MOSFETS USING GE-IMPLANTATION
    WEI, HF
    CHUNG, JE
    KALKHORAN, NM
    NAMAVAR, F
    ANNAMALAI, NK
    SHEDD, WM
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1994, 41 (06) : 2291 - 2296
  • [37] Compact Modeling for Submicron Fully Depleted SOI MOSFET's
    Remmouche, R.
    Boutaoui, N.
    Bouridah, H.
    ACTA PHYSICA POLONICA A, 2012, 121 (01) : 190 - 192
  • [38] TCAD driven process design of 0.15 μm fully-depleted SOI transistor for low power applications
    Miura, N
    Hayashi, H
    Komatsubara, H
    Mochizuki, M
    Matsuhashi, H
    Kajita, Y
    Fukuda, K
    SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES 2001, 2001, : 284 - 287
  • [39] Compact SOI model for fully-depleted and partially-depleted 0.25 um SIMOX devices
    BTA Technology, Inc, Santa Clara, United States
    IEEE Int Conf Microelectron Test Struct, (222-226):
  • [40] Back gate effects on threshold voltage sensitivity to SOI thickness in fully-depleted SOI MOSFETs
    Noguchi, M
    Numata, T
    Mitani, Y
    Shino, T
    Kawanaka, S
    Oowaki, Y
    Toriumi, A
    IEEE ELECTRON DEVICE LETTERS, 2001, 22 (01) : 32 - 34