BUILT-IN SELF-TEST OF DIGITAL DECIMATORS

被引:1
|
作者
ADHAM, S
KASSAB, M
RAJSKI, J
TYSZER, J
机构
[1] MCGILL UNIV,DEPT ELECT ENGN,MICROELECTR & COMP SYST LAB,MONTREAL,PQ H3A 2A7,CANADA
[2] MENTOR GRAPH CORP,WILSONVILLE,OR 97070
关键词
D O I
10.1109/82.401174
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This brief demonstrates a new built-in self test (BIST) scheme designated to improve a testability of digital decimators - commonly used building blocks in digital signal processing (DSP) environment. The proposed solution takes the advantage of operations offered by already existing functional blocks to perform basic testing functions. Thus it drastically reduces the need for an additional testing hardware as well as it eliminates the performance degradation usually introduced by traditional BIST schemes. An easy to test implementation of the decimator based on a custom data-path architecture is also analyzed.
引用
收藏
页码:486 / 492
页数:7
相关论文
共 50 条
  • [41] INTEGRATION OF PARTIAL SCAN AND BUILT-IN SELF-TEST
    LIN, CJ
    ZORIAN, Y
    BHAWMIK, S
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1995, 7 (1-2): : 125 - 137
  • [42] An effective built-in self-test for chargepump PLL
    Han, J
    Song, D
    Kim, H
    Kim, YY
    Kang, S
    IEICE TRANSACTIONS ON ELECTRONICS, 2005, E88C (08): : 1731 - 1733
  • [43] Arithmetic built-in self-test for DSP cores
    Radecka, K
    Rajski, J
    Tyszer, J
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (11) : 1358 - 1369
  • [44] BUILT-IN SELF-TEST TRENDS IN MOTOROLA MICROPROCESSORS
    DANIELS, RG
    BRUCE, WC
    IEEE DESIGN & TEST OF COMPUTERS, 1985, 2 (02): : 64 - 71
  • [45] Efficient Built-In Self-Test algorithm for memory
    Wang, SJ
    Wei, CJ
    PROCEEDINGS OF THE NINTH ASIAN TEST SYMPOSIUM (ATS 2000), 2000, : 66 - 70
  • [46] CELLULAR AUTOMATA CIRCUITS FOR BUILT-IN SELF-TEST
    HORTENSIUS, PD
    MCLEOD, RD
    PODAIMA, BW
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1990, 34 (2-3) : 389 - 405
  • [47] BUILT-IN CHECKING OF THE CORRECT SELF-TEST SIGNATURE
    MCANNEY, WH
    SAVIR, J
    IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (09) : 1142 - 1145
  • [48] BUILT-IN SYNTHESIZED SWEEPER SELF-TEST AND ADJUSTMENTS
    SEIBEL, MJ
    HEWLETT-PACKARD JOURNAL, 1991, 42 (02): : 17 - 23
  • [49] BUILT-IN SELF-TEST - PASS OR FAIL - INTRODUCTION
    SEDMAK, RM
    IEEE DESIGN & TEST OF COMPUTERS, 1985, 2 (02): : 17 - 19
  • [50] A Hybrid Built-In Self-Test Scheme for DRAMs
    Yang, Chi-Chun
    Li, Jin-Fu
    Yu, Yun-Chao
    Wu, Kuan-Te
    Lo, Chih-Yen
    Chen, Chao-Hsun
    Lai, Jenn-Shiang
    Kwai, Ding-Ming
    Chou, Yung-Fa
    2015 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2015,